- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄19401 > ADSP-21478KCPZ-1A (Analog Devices Inc)IC DSP SHARK 200MHZ 88LFCSP PDF資料下載
參數(shù)資料
| 型號： | ADSP-21478KCPZ-1A |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 76/76頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DSP SHARK 200MHZ 88LFCSP |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | SHARC® |
| 類型： | 浮點(diǎn) |
| 接口： | DAI，DPI，EBI/EMI，I²C，SPI，SPORT，UART/USART |
| 時鐘速率： | 200MHz |
| 非易失內(nèi)存： | ROM（4Mb） |
| 芯片上RAM： | 3Mb |
| 電壓 - 輸入/輸出： | 3.30V |
| 電壓 - 核心： | 1.20V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 88-VFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 88-LFCSP-VQ（12x12） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁當(dāng)前第76頁
Rev. C
|
Page 9 of 76
|
July 2013
External Memory
The external memory interface supports access to the external
memory through core and DMA accesses. The external memory
address space is divided into four banks. Any bank can be pro-
grammed as either asynchronous or synchronous memory. The
external ports are comprised of the following modules.
An AMI which communicates with SRAM, FLASH, and
other devices that meet the standard asynchronous SRAM
access protocol. The AMI supports 6M words of external
memory in Bank 0 and 8M words of external memory in
Bank 1, Bank 2, and Bank 3.
An SDRAM controller that supports a glueless interface
with any of the standard SDRAMs. The SDC supports 62M
words of external memory in Bank 0, and 64M words of
external memory in Bank 1, Bank 2, and Bank 3.
Arbitration logic to coordinate core and DMA transfers
between internal and external memory over the
external port.
External Port
The external port provides a high performance, glueless inter-
face to a wide variety of industry-standard memory devices. The
external port, available on the 196-ball CSP_BGA, may be used
to interface to synchronous and/or asynchronous memory
devices through the use of its separate internal memory control-
lers. The first is an SDRAM controller for connection of
industry-standard synchronous DRAM devices while the sec-
ond is an asynchronous memory controller intended to
interface to a variety of memory devices. Four memory select
pins enable up to four separate devices to coexist, supporting
any desired combination of synchronous and asynchronous
device types. Non-SDRAM external memory address space is
shown in Table 6.
SIMD Access to External Memory
The SDRAM controller supports SIMD access on the 64-bit
external port data bus (EPD) which allows access to the comple-
mentary registers on the PEy unit in the normal word space
(NW). This improves performance since there is no need to
explicitly load the complementary registers (as in SISD mode).
VISA and ISA Access to External Memory
The SDRAM controller supports VISA code operation which
reduces the memory load since the VISA instructions are com-
pressed. Moreover, bus fetching is reduced because, in the best
case, one 48-bit fetch contains three valid instructions. Code
execution from the traditional ISA operation is also supported.
Note that code execution is only supported from Bank 0 regard-
less of VISA/ISA. Table 7 shows the address ranges for
instruction fetch in each mode.
SDRAM Controller
The SDRAM controller, available on the ADSP-2147x in the
196-ball CSP_BGA package, provides an interface of up to four
separate banks of industry-standard SDRAM devices or
DIMMs, at speeds up to fSDCLK. Fully compliant with the
SDRAM standard, each bank has its own memory select line
(MS0–MS3), and can be configured to contain between
4 Mbytes and 256 Mbytes of memory. SDRAM external mem-
ory address space is shown in Table 8.
A set of programmable timing parameters is available to config-
ure the SDRAM banks to support slower memory devices. The
SDRAM and the AMI interface do not support 32-bit wide
devices.
The SDRAM controller address, data, clock, and control pins
can drive loads up to distributed 30 pF. For larger memory sys-
tems, the SDRAM controller external buffer timing should be
selected and external buffering should be provided so that the
load on the SDRAM controller pins does not exceed 30 pF.
Note that the external memory bank addresses shown are for
normal-word (32-bit) accesses. If 48-bit instructions as well as
32-bit data are both placed in the same external memory bank,
care must be taken while mapping them to avoid overlap.
Asynchronous Memory Controller
The asynchronous memory controller, available on the
ADSP-2147x in the 196-ball CSP_BGA package, provides a con-
figurable interface for up to four separate banks of memory or
I/O devices. Each bank can be independently programmed with
different timing parameters, enabling connection to a wide vari-
ety of memory devices including SRAM, flash, and EPROM, as
well as I/O devices that interface with standard memory control
lines. Bank 0 occupies a 6M word window and Banks 1, 2, and 3
Table 6. External Memory for Non-SDRAM Addresses
Bank
Size in
Words
Address Range
Bank 0
6M
0x0020 0000–0x007F FFFF
Bank 1
8M
0x0400 0000–0x047F FFFF
Bank 2
8M
0x0800 0000–0x087F FFFF
Bank 3
8M
0x0C00 0000–0x0C7F FFFF
Table 7. External Bank 0 Instruction Fetch
Access Type
Size in
Words
Address Range
ISA (NW)
4M
0x0020 0000–0x005F FFFF
VISA (SW)
10M
0x0060 0000–0x00FF FFFF
Table 8. External Memory for SDRAM Addresses
Bank
Size in
Words
Address Range
Bank 0
62M
0x0020 0000–0x03FF FFFF
Bank 1
64M
0x0400 0000–0x07FF FFFF
Bank 2
64M
0x0800 0000–0x0BFF FFFF
Bank 3
64M
0x0C00 0000–0x0FFF FFFF
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-22M-CY-F3 | CONVERTER MOD DC/DC 10V 50W |
| 5703-RC | CHOKE RF HI CURR 125UH 15% RAD |
| VI-22L-CY-F4 | CONVERTER MOD DC/DC 28V 50W |
| EBM08DRXH | CONN EDGECARD 16POS DIP .156 SLD |
| RS-4815D | CONV DC/DC 2W 36-72VIN +/-15VOUT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADSP-21478KSWZ-1A | 功能描述:IC DSP SHARC 200MHZ LP 100LQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號處理器） 系列:SHARC® 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI，以太網(wǎng)，RS-232 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA（20x20） 包裝:托盤 |
| ADSP-21478KSWZ-2A | 功能描述:IC DSP SHARC 266MHZ LP 100LQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號處理器） 系列:SHARC® 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI，以太網(wǎng)，RS-232 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA（20x20） 包裝:托盤 |
| ADSP-21478KSWZ-ENG | 制造商:Analog Devices 功能描述:SHARC PROCESSOR - Trays |
| ADSP-21479 | 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor |
| ADSP-21479BBCZ-2A | 功能描述:IC DSP SHARC 266MHZ LP 196CSPBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號處理器） 系列:SHARC® 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI，以太網(wǎng)，RS-232 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA（20x20） 包裝:托盤 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。