- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄19468 > ADSP-2185LBSTZ-210 (Analog Devices Inc)IC DSP CONTROLLER 16BIT 100LQFP PDF資料下載
參數(shù)資料
| 型號： | ADSP-2185LBSTZ-210 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 2/48頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DSP CONTROLLER 16BIT 100LQFP |
| 標準包裝： | 1 |
| 系列： | ADSP-21xx |
| 類型： | 定點 |
| 接口： | 主機接口，串行端口 |
| 時鐘速率： | 52MHz |
| 非易失內(nèi)存： | 外部 |
| 芯片上RAM： | 80kB |
| 電壓 - 輸入/輸出： | 3.30V |
| 電壓 - 核心： | 3.30V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 100-LQFP |
| 供應(yīng)商設(shè)備封裝： | 100-LQFP（14x14） |
| 包裝： | 托盤 |
第1頁當前第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
Rev. C
|
Page 10 of 48
|
January 2008
ADSP-2184L/ADSP-2185L/ADSP-2186L/ADSP-2187L
I/O Space (Full Memory Mode)
ADSP-218xL series members support an additional external
memory space called I/O space. This space is designed to sup-
port simple connections to peripherals (such as data converters
and external registers) or to bus interface ASIC data registers.
I/O space supports 2048 locations of 16-bit wide data. The lower
eleven bits of the external address bus are used; the upper three
bits are undefined.
Two instructions were added to the core ADSP-2100 family
instruction set to read from and write to I/O memory space. The
I/O space also has four dedicated 3-bit wait state registers,
IOWAIT0–3 as shown in Figure 8, which specify up to seven
wait states to be automatically generated for each of four
regions. The wait states act on address ranges, as shown in
Note: In Full Memory Mode, all 2048 locations of I/O space are
directly addressable. In Host Memory Mode, only address pin
A0 is available; therefore, additional logic is required externally
to achieve complete addressability of the 2048 I/O space
locations.
Composite Memory Select
ADSP-218xL series members have a programmable memory
select signal that is useful for generating memory select signals
for memories mapped to more than one space. The CMS signal
is generated to have the same timing as each of the individual
memory select signals (PMS, DMS, BMS, IOMS) but can com-
bine their functionality. Each bit in the CMSSEL register, when
set, causes the CMS signal to be asserted when the selected
memory select is asserted. For example, to use a 32K word
memory to act as both program and data memory, set the PMS
and DMS bits in the CMSSEL register and use the CMS pin to
drive the chip select of the memory, and use either DMS or PMS
as the additional address bit.
The CMS pin functions like the other memory select signals
with the same timing and bus request logic. A 1 in the enable bit
causes the assertion of the CMS signal at the same time as the
selected memory select signal. All enable bits default to 1 at
reset, except the BMS bit.
Table 4. PMOVLAY Bits
Processor
PMOVLAY
Memory
A13
A12– 0
ADSP-2184L
No internal overlay
region
Not Applicable
Not applicable
ADSP-2185L
0
Internal overlay
Not applicable
ADSP-2186L
No internal overlay
region
Not applicable
ADSP-2187L
0, 4, 5
Internal overlay
Not applicable
All Processors
1
External overlay 1
0
13 LSBs of address between 0x2000 and 0x3FFF
All Processors
2
External overlay 2
1
13 LSBs of address between 0x2000 and 0x3FFF
Table 5. DMOVLAY Bits
Processor
DMOVLAY
Memory
A13
A12– 0
ADSP-2184L
No internal overlay
region
Not applicable
ADSP-2185L
0
Internal overlay
Not applicable
ADSP-2186L
No internal overlay
region
Not applicable
ADSP-2187L
0, 4, 5
Internal overlay
Not applicable
All Processors
1
External overlay 1
0
13 LSBs of address between 0x0000 and 0x1FFF
All Processors
2
External overlay 2
1
13 LSBs of address between 0x0000 and 0x1FFF
Table 6. Wait States
Address Range
Wait State Register
0x000–0x1FF
IOWAIT0
0x200–0x3FF
IOWAIT1
0x400–0x5FF
IOWAIT2
0x600–0x7FF
IOWAIT3
Figure 8. Wait State Control Register
DWAIT
IOWAIT3
IOWAIT2
IOWAIT1
IOWAIT0
DM(0x3FFE)
WAIT STATE CONTROL
0
1
11
1
11
1
15 14 13 12 11 10
9
8
7
6
5
4
3
2
1
0
RESERVED
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-21V-CY-F4 | CONVERTER MOD DC/DC 5.8V 50W |
| TAP155K025SCS | CAP TANT 1.5UF 25V 10% RADIAL |
| ADSP-21364KBCZ-1AA | IC DSP 32BIT 333MHZ 136-CSPBGA |
| XC2C384-10PQG208I | IC CR-II CPLD 384MCRCELL 208PQFP |
| VE-21T-CY-F1 | CONVERTER MOD DC/DC 6.5V 50W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADSP-2185LBSTZ-2102 | 制造商:AD 制造商全稱:Analog Devices 功能描述:DSP Microcomputer |
| ADSP-2185LKCA-210 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| ADSP-2185LKST-115 | 制造商:Analog Devices 功能描述:DSP Fixed-Point 16-Bit 28.8MHz 28.8MIPS 100-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:3.3V16BITDSP,28.8MIPS,16KWRDSPM/DM,100TQ - Bulk |
| ADSP-2185LKST-133 | 制造商:Analog Devices 功能描述:DSP Fixed-Point 16-Bit 32.2MHz 32.2MIPS 100-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:3.3V 16BITDSP,33MIPS,6KWRDSPM/DM100TQFP - Bulk 制造商:Analog Devices 功能描述:IC MICROCOMPUTER 16-BIT |
| ADSP-2185LKST-160 | 制造商:Analog Devices 功能描述:DSP Fixed-Point 16-Bit 40MHz 40MIPS 100-Pin LQFP |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。