參數(shù)資料
型號： ADSP-2185LBSTZ-210
廠商： Analog Devices Inc
文件頁數(shù)： 23/48頁
文件大小： 0K
描述： IC DSP CONTROLLER 16BIT 100LQFP
標(biāo)準(zhǔn)包裝： 1
系列： ADSP-21xx
類型： 定點(diǎn)
接口： 主機(jī)接口，串行端口
時鐘速率： 52MHz
非易失內(nèi)存： 外部
芯片上RAM： 80kB
電壓 - 輸入/輸出： 3.30V
電壓 - 核心： 3.30V
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 100-LQFP
供應(yīng)商設(shè)備封裝： 100-LQFP（14x14）
包裝： 托盤
ADSP-2184L/ADSP-2185L/ADSP-2186L/ADSP-2187L
Rev. C
|
Page 3 of 48
|
January 2008
GENERAL DESCRIPTION
The ADSP-218xL series consists of four single chip microcom-
puters optimized for digital signal processing applications. The
functional block diagram for the ADSP-218xL series members
appears in Figure 1 on Page 1. All series members are pin-com-
patible and are differentiated solely by the amount of on-chip
SRAM. This feature, combined with ADSP-21xx code compati-
bility, provides a great deal of flexibility in the design decision.
Specific family members are shown in Table 1.
ADSP-218xL series members combine the ADSP-2100 family
base architecture (three computational units, data address gen-
erators, and a program sequencer) with two serial ports, a 16-bit
internal DMA port, a byte DMA port, a programmable timer,
flag I/O, extensive interrupt capabilities, and on-chip program
and data memory.
ADSP-218xL series members integrate up to 160K bytes of on-
chip memory configured as up to 32K words (24-bit) of pro-
gram RAM, and up to 32K words (16-bit) of data RAM. Power-
down circuitry is also provided to meet the low power needs of
battery-operated portable equipment. The ADSP-218xL is avail-
able in 100-lead LQFP and 144-ball BGA packages.
Fabricated using high-speed, low-power, CMOS processes,
ADSP-218xL series members operate with a 19 ns instruction
cycle time (ADSP-2185L and ADSP-2187L) or a a 25 ns instruc-
tion cycle time (ADSP-2184L and ADSP-2186L). Every
instruction can execute in a single processor cycle.
The ADSP-218xL’s flexible architecture and comprehensive
instruction set allow the processor to perform multiple opera-
tions in parallel. In one processor cycle, ADSP-218xL series
members can:
Generate the next program address
Fetch the next instruction
Perform one or two data moves
Update one or two data address pointers
Perform a computational operation
This takes place while the processor continues to:
Receive and transmit data through the two serial ports
Receive and/or transmit data through the internal
DMA port
Receive and/or transmit data through the byte DMA port
Decrement timer
ARCHITECTURE OVERVIEW
The ADSP-218xL series instruction set provides flexible data
moves and multifunction (one or two data moves with a com-
putation) instructions. Every instruction can be executed in a
single processor cycle. The ADSP-218xL assembly language uses
an algebraic syntax for ease of coding and readability. A com-
prehensive set of development tools supports program
development.
The functional block diagram is an overall block diagram of the
ADSP-218xL series. The processor contains three independent
computational units: the ALU, the multiplier/accumulator
(MAC), and the shifter. The computational units process 16-bit
data directly and have provisions to support multiprecision
computations. The ALU performs a standard set of arithmetic
and logic operations; division primitives are also supported. The
MAC performs single-cycle multiply, multiply/add, and multi-
ply/subtract operations with 40 bits of accumulation. The shifter
performs logical and arithmetic shifts, normalization, denor-
malization, and derive exponent operations.
The shifter can be used to efficiently implement numeric format
control, including multiword and block floating-point
representations.
The internal result (R) bus connects the computational units so
that the output of any unit may be the input of any unit on the
next cycle.
A powerful program sequencer and two dedicated data address
generators ensure efficient delivery of operands to these compu-
tational units. The sequencer supports conditional jumps,
subroutine calls, and returns in a single cycle. With internal
loop counters and loop stacks, ADSP-218xL series members
execute looped code with zero overhead; no explicit jump
instructions are required to maintain loops.
Two data address generators (DAGs) provide addresses for
simultaneous dual operand fetches (from data memory and pro-
gram memory). Each DAG maintains and updates four address
pointers. Whenever the pointer is used to access data (indirect
addressing), it is post-modified by the value of one of four possi-
ble modify registers. A length value may be associated with each
pointer to implement automatic modulo addressing for
circular buffers.
Five internal buses provide efficient data transfer:
Program Memory Address (PMA) Bus
Program Memory Data (PMD) Bus
Data Memory Address (DMA) Bus
Data Memory Data (DMD) Bus
Result (R) Bus
Table 1. ADSP-218xL DSP Microcomputer Family
Device
Program Memory
(K words)
Data Memory
(K words)
ADSP-2184L
4
ADSP-2185L
16
ADSP-2186L
8
ADSP-2187L
32
相關(guān)PDF資料
PDF描述
VE-21V-CY-F4 CONVERTER MOD DC/DC 5.8V 50W
TAP155K025SCS CAP TANT 1.5UF 25V 10% RADIAL
ADSP-21364KBCZ-1AA IC DSP 32BIT 333MHZ 136-CSPBGA
XC2C384-10PQG208I IC CR-II CPLD 384MCRCELL 208PQFP
VE-21T-CY-F1 CONVERTER MOD DC/DC 6.5V 50W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADSP-2185LBSTZ-2102 制造商:AD 制造商全稱:Analog Devices 功能描述:DSP Microcomputer
ADSP-2185LKCA-210 制造商:Rochester Electronics LLC 功能描述:- Bulk
ADSP-2185LKST-115 制造商:Analog Devices 功能描述:DSP Fixed-Point 16-Bit 28.8MHz 28.8MIPS 100-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:3.3V16BITDSP,28.8MIPS,16KWRDSPM/DM,100TQ - Bulk
ADSP-2185LKST-133 制造商:Analog Devices 功能描述:DSP Fixed-Point 16-Bit 32.2MHz 32.2MIPS 100-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:3.3V 16BITDSP,33MIPS,6KWRDSPM/DM100TQFP - Bulk 制造商:Analog Devices 功能描述:IC MICROCOMPUTER 16-BIT
ADSP-2185LKST-160 制造商:Analog Devices 功能描述:DSP Fixed-Point 16-Bit 40MHz 40MIPS 100-Pin LQFP
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*