REV. 0
–34–
ADSP-2188M
Parameter
Min
Max
Unit
IDMA Read, Short Read Cycle
1, 2
Timing Requirements:
tIKR
IACK Low before Start of Read3
0ns
tIRP1
Duration of Read (DM/PM1)
4
10
2tCK – 5ns
tIRP2
Duration of Read (PM2)5
10
tCK – 5ns
Switching Characteristics:
tIKHR
IACK High after Start of Read3
10
ns
tIKDH
IAD15–0 Data Hold after End of Read
6
0ns
tIKDD
IAD15–0 Data Disabled after End of Read6
10
ns
tIRDE
IAD15–0 Previous Data Enabled after Start of Read
0
ns
tIRDV
IAD15–0 Previous Data Valid after Start of Read
10
ns
NOTES
1Short Read Only must be disabled in the IDMA Overlay memory mapped register.
2Consider using the Short Read Only mode, instead, because Short Read mode is not applicable at high clock frequencies.
3Start of Read =
IS Low and IRD Low.
4DM Read or first half of PM Read.
5Second half of PM Read.
6End of Read =
IS High or IRD High.
tIRP
tIKR
PREVIOUS
DATA
tIKHR
tIRDV
tIKDD
tIRDE
tIKDH
IAD15–0
IACK
IS
IRD
Figure 31. IDMA Read, Short Read Cycle