參數(shù)資料
型號(hào)： ADSP-2188MBSTZ-266
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 8/40頁(yè)
文件大?。?/td> 0K
描述： IC DSP CONTROLLER 16BIT 100LQFP
標(biāo)準(zhǔn)包裝： 1
系列： ADSP-21xx
類(lèi)型： 定點(diǎn)
接口： 主機(jī)接口，串行端口
時(shí)鐘速率： 66MHz
非易失內(nèi)存： 外部
芯片上RAM： 256kB
電壓 - 輸入/輸出： 3.30V
電壓 - 核心： 2.50V
工作溫度： -40°C ~ 85°C
安裝類(lèi)型： 表面貼裝
封裝/外殼： 100-LQFP
供應(yīng)商設(shè)備封裝： 100-LQFP（14x14）
包裝： 托盤(pán)
REV. 0
–16–
ADSP-2188M
0x2000 – 0x3FFF
ACCESSIBLE WHEN
PMOVLAY = 7
0x2000 – 0x3FFF
ACCESSIBLE WHEN
PMOVLAY = 6
ACCESSIBLE WHEN
PMOVLAY = 5
ACCESSIBLE WHEN
PMOVLAY = 4
ACCESSIBLE WHEN
PMOVLAY = 0
ALWAYS
ACCESSIBLE
AT ADDRESS
0x0000 – 0x1FFF
0x2000 – 0x3FFF
DMA
PROGRAM MEMORY
OVLAY
DMA
DATA MEMORY
OVLAY
0x0000 – 0x1FFF
ACCESSIBLE WHEN
DMOVLAY = 8
0x0000 – 0x1FFF
ACCESSIBLE WHEN
DMOVLAY = 7
0x0000 – 0x1FFF
ACCESSIBLE WHEN
DMOVLAY = 6
ACCESSIBLE WHEN
DMOVLAY = 5
ACCESSIBLE WHEN
DMOVLAY = 4
ACCESSIBLE WHEN
DMOVLAY = 0
ALWAYS
ACCESSIBLE
AT ADDRESS
0x2000 – 0x3FFF
0x0000 – 0x1FFF
NOTE: IDMA AND BDMA HAVE SEPARATE DMA CONTROL REGISTERS.
Figure 11. Direct Memory Access—PM and DM Memory Maps
Bootstrap Loading (Booting)
The ADSP-2188M has two mechanisms to allow automatic load-
ing of the internal program memory after reset. The method for
booting is controlled by the Mode A, B, and C configuration bits.
When the MODE pins specify BDMA booting, the ADSP-2188M
initiates a BDMA boot sequence when reset is released.
The BDMA interface is set up during reset to the following
defaults when BDMA booting is specified: the BDIR, BMPAGE,
BIAD, and BEAD registers are set to 0, the BTYPE register is
set to 0 to specify program memory 24-bit words, and the
BWCOUNT register is set to 32. This causes 32 words of
on-chip program memory to be loaded from byte memory.
These 32 words are used to set up the BDMA to load in the
remaining program code. The BCR bit is also set to 1, which
causes program execution to be held off until all 32 words are
loaded into on-chip program memory. Execution then begins at
address 0.
The ADSP-2100 Family development software (Revision 5.02
and later) fully supports the BDMA booting feature and can
generate byte memory space compatible boot code.
The IDLE instruction can also be used to allow the processor
to hold off execution while booting continues through the
BDMA interface. For BDMA accesses while in Host Mode, the
addresses to boot memory must be constructed externally to the
ADSP-2188M. The only memory address bit provided by the
processor is A0.
IDMA Port Booting
The ADSP-2188M can also boot programs through its Internal
DMA port. If Mode C = 1, Mode B = 0, and Mode A = 1, the
ADSP-2188M boots from the IDMA port. IDMA feature can
load as much on-chip memory as desired. Program execution is
held off until on-chip program memory location 0 is written to.
Bus Request and Bus Grant
The ADSP-2188M can relinquish control of the data and address
buses to an external device. When the external device requires
access to memory, it asserts the bus request (
BR) signal. If the
ADSP-2188M is not performing an external memory access, it
responds to the active
BR input in the following processor cycle by:
Three-stating the data and address buses and the
PMS, DMS,
BMS, CMS, IOMS, RD, WR output drivers,
Asserting the bus grant (
BG) signal, and
Halting program execution.
If Go Mode is enabled, the ADSP-2188M will not halt program
execution until it encounters an instruction that requires an
external memory access.
If the ADSP-2188M is performing an external memory access
when the external device asserts the
BR signal, it will not three-
state the memory interfaces nor assert the
BG signal until the
processor cycle after the access completes. The instruction does
not need to be completed when the bus is granted. If a single
instruction requires two external memory accesses, the bus will
be granted between the two accesses.
When the
BR signal is released, the processor releases the BG
signal, re-enables the output drivers, and continues program
execution from the point at which it stopped.
The bus request feature operates at all times, including when
the processor is booting and when
RESET is active.
The
BGH pin is asserted when the ADSP-2188M requires the
external bus for a memory or BDMA access, but is stopped.
The other device can release the bus by deasserting bus request.
Once the bus is released, the ADSP-2188M deasserts
BG and
BGH and executes the external memory access.
Flag I/O Pins
The ADSP-2188M has eight general purpose programmable
input/output flag pins. They are controlled by two memory
mapped registers. The PFTYPE register determines the direc-
tion, 1 = output and 0 = input. The PFDATA register is used to
read and write the values on the pins. Data being read from a
pin configured as an input is synchronized to the ADSP-2188M’s
clock. Bits that are programmed as outputs will read the value
being output. The PF pins default to input during reset.
相關(guān)PDF資料
PDF描述
TAJB105K035H CAP TANT 1UF 35V 10% 1210
MAX31855EASA+ IC CONV THERMOCOUPLE-DGTL 8SOIC
GCC05DRXN CONN EDGECARD 10POS DIP .100 SLD
VE-B1N-CX-B1 CONVERTER MOD DC/DC 18.5V 75W
VE-21W-CY-F3 CONVERTER MOD DC/DC 5.5V 50W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADSP-2188MKCA-300 制造商:Analog Devices 功能描述:DSP Fixed-Point 16-Bit 75MHz 75MIPS 144-Pin CSP-BGA 制造商:Rochester Electronics LLC 功能描述:48K/56K 16-BIT DSP 2.5V 75 MIPS MINI-BGA - Bulk
ADSP-2188MKST-300 制造商:Analog Devices 功能描述:DSP Fixed-Point 16-Bit 75MHz 75MIPS 100-Pin LQFP
ADSP-2188MKSTZ-300 功能描述:IC DSP CONTROLLER 16BIT 100LQFP RoHS:是 類(lèi)別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號(hào)處理器） 系列:ADSP-21xx 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類(lèi)型:SC140 內(nèi)核 接口:DSI，以太網(wǎng)，RS-232 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類(lèi)型:表面貼裝 封裝/外殼:431-BFBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA（20x20） 包裝:托盤(pán)
ADSP-2188N 制造商:AD 制造商全稱:Analog Devices 功能描述:DSP Microcomputer
ADSP2188N WAFER 制造商:Analog Devices 功能描述:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*