Rev. A
|
Page 42 of 60
|
August 2007
ADSP-21992
Figure 13. Serial Port
DT
tDDTTE
tDDTEN
tDDTTI
tDDTIN
DRIVE
EDGE
DRIVE
EDGE
DRIVE
EDGE
DRIVE
EDGE
TCLK/RCLK
TCLK (EXT)
TFS (“LATE,” EXT)
tSDRI
RCLK
RFS
DR
DRIVE
EDGE
SAMPLE
EDGE
tHDRI
tSFSI
tHFSI
tDFSE
tHOFSE
tSCLKIW
DATA RECEIVE-INTERNAL CLOCK
tSDRE
DATA RECEIVE-EXTERNAL CLOCK
RCLK
RFS
DR
DRIVE
EDGE
SAMPLE
EDGE
tHDRE
tSFSE
tHFSE
tDFSE
tSCLKW
tHOFSE
NOTE: EITHER THE RISING EDGE OR FALLING EDGE OF RCLK OR TCLK CAN BE USED AS THE ACTIVE SAMPLING EDGE.
tDDTI
tHDTI
TCLK
TFS
DT
DRIVE
EDGE
SAMPLE
EDGE
tSFSI
tHFSI
tSCLKIW
tDFSE
tHOFSE
DATA TRANSMIT-INTERNAL CLOCK
tDDTE
tHDTE
TCLK
TFS
DT
DRIVE
EDGE
SAMPLE
EDGE
tSFSE
tHFSE
tDFSE
tSCLKW
tHOFSE
DATA TRANSMIT-EXTERNAL CLOCK
NOTE: EITHER THE RISING EDGE OR FALLING EDGE OF RCLK OR TCLK CAN BE USED AS THE ACTIVE SAMPLING EDGE.
TCLK (INT)
TFS (“LATE,” INT)