參數(shù)資料
型號: ADSP-TS101SAB2Z000
廠商: Analog Devices Inc
文件頁數(shù): 15/48頁
文件大?。?/td> 0K
描述: IC DSP FLOAT/FIXED 250MHZ 484BGA
標準包裝: 1
系列: TigerSHARC®
類型: 定點/浮點
接口: 主機接口,連接端口,多處理器
時鐘速率: 250MHz
非易失內(nèi)存: 外部
芯片上RAM: 768kB
電壓 - 輸入/輸出: 3.30V
電壓 - 核心: 1.20V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 484-BFBGA
供應(yīng)商設(shè)備封裝: 484-PBGA(19x19)
包裝: 托盤
Rev. C
|
Page 22 of 48
|
May 2009
ADSP-TS101S
For power-up sequencing, power-up reset, and normal reset
(hot reset) timing requirements, refer to Table 26 and Figure 13,
respectively.
Table 19. AC Asynchronous Signal Specifications (All values in this table are in nanoseconds)
Name
Description
Pulse Width Low (min)
Pulse Width High (min)
IRQ3–01
Interrupt request input
tCCLK + 3 ns
DMAR3–01
DMA request input
tCCLK + 4 ns
TMR0E
2
Timer 0 expired output
4
t
SCLK ns
FLAG3–0
Flag pins input
3
t
CCLK ns
3
t
CCLK ns
TRST
JTAG test reset input
1 ns
1 These input pins do not need to be synchronized to a clock reference.
2 This pin is a strap option. During reset, an internal resistor pulls the pin low.
3 For output specifications, see Table 29 and Table 30.
Table 20. Reference Clocks—Core Clock (CCLK) Cycle Time
Parameter
Description
Grade = 100 (300 MHz)
Grade = 000 (250 MHz)
Unit
Min
Max
Min
Max
tCCLK
1
Core Clock Cycle Time
3.3
12.5
4.0
12.5
ns
1 CCLK is the internal processor clock or instruction cycle time. The period of this clock is equal to the system clock period (tSCLK) divided by the system clock ratio
(SCLKRAT2–0). For information on available part numbers for different internal processor clock rates, see the Ordering Guide on Page 45.
Figure 9. Reference Clocks—Core Clock (CCLK) Cycle Time
Table 21. Reference Clocks—Local Clock (LCLK) Cycle Time
Parameter
Description
Min
Max
Unit
tLCLK
1, 2, 3, 4
Local Clock Cycle Time
10
25
ns
tLCLKH
Local Clock Cycle High Time
0.4 × tLCLK
0.6 × tLCLK
ns
tLCLKL
Local Clock Cycle Low Time
0.4 × tLCLK
0.6 × tLCLK
ns
tLCLKJ
5, 6
Local Clock Jitter Tolerance
500
ps
1 For more information, see Table 3 on Page 12.
3 LCLK_P and SCLK_P must be connected to the same source.
4 The value of (tLCLK / LCLKRAT2-0) must not violate the specification for tCCLK.
5 Actual input jitter should be combined with ac specifications for accurate timing analysis.
6 Jitter specification is maximum peak-to-peak time interval error (TIE) jitter.
Figure 10. Reference Clocks—Local Clock (LCLK) Cycle Time
CCLK
tCCLK
LCLK_P
tLCLK
tLCLKH
tLCLKL
tLCLKJ
LCLK_P
tLCLK
tLCLKH
tLCLKL
tLCLKJ
相關(guān)PDF資料
PDF描述
GBM08DRSN CONN EDGECARD 16POS DIP .156 SLD
AYM25DTBH CONN EDGECARD 50POS R/A .156 SLD
MAX6639FAEE+T IC 2CH TEMP MONITOR 16-QSOP
ADSP-TS101SAB1Z000 IC DSP CONTROLLER 6MBIT 625-BGA
GBM08DRSH CONN EDGECARD 16POS DIP .156 SLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADSP-TS101SAB2Z100 功能描述:IC DSP CTRLR 6MBIT 300MHZ 484BGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號處理器) 系列:TigerSHARC® 標準包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點 接口:I²C,McASP,McBSP 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:548-FCBGA(27x27) 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA
ADSP-TS201SABP-050 功能描述:IC PROCESSOR 500MHZ 576BGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號處理器) 系列:TigerSHARC® 標準包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI,以太網(wǎng),RS-232 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA(20x20) 包裝:托盤
ADSP-TS201SABP-060 功能描述:IC PROCESSOR 600MHZ 576BGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號處理器) 系列:TigerSHARC® 標準包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI,以太網(wǎng),RS-232 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA(20x20) 包裝:托盤
ADSP-TS201SABP-10X 制造商:Analog Devices 功能描述:
ADSP-TS201SABP-15X 制造商:Analog Devices 功能描述: