參數(shù)資料
型號(hào)： ADSP-TS101SAB2Z100
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 7/48頁(yè)
文件大?。?/td> 0K
描述： IC DSP CTRLR 6MBIT 300MHZ 484BGA
標(biāo)準(zhǔn)包裝： 1
系列： TigerSHARC®
類型： 定點(diǎn)/浮點(diǎn)
接口： 主機(jī)接口，連接端口，多處理器
時(shí)鐘速率： 300MHz
非易失內(nèi)存： 外部
芯片上RAM： 768kB
電壓 - 輸入/輸出： 3.30V
電壓 - 核心： 1.20V
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 484-BFBGA
供應(yīng)商設(shè)備封裝： 484-PBGA（19x19）
包裝： 托盤
ADSP-TS101S
Rev. C
|
Page 15 of 48
|
May 2009
HBG
I/O/T (pu
2)
nc
Host Bus Grant. Acknowledges HBR and indicates that the host can take control of the external
bus. When relinquishing the bus, the master DSP three-states the ADDR31–0, DATA63–0, MSH,
MSSD, MS1–0, RD, WRL, WRH, BMS, BRST, FLYBY, IOEN, RAS, CAS, SDWE, SDA10, SDCKE, LDQM
and HDQM pins, and the DSP puts the SDRAM in self-refresh mode. The DSP asserts HBG until
the host deasserts HBR. In multiprocessor systems, the current bus master DSP drives HBG, and
all slave DSPs monitor HBG.
CPA
I/O (o/d)
See
next
column
Core Priority Access. Asserted while the DSP’s core accesses external memory. This pin enables
a slave DSP to interrupt a master DSP’s background DMA transfers and gain control of the
external bus for core-initiated transactions. CPA is an open drain output, connected to all DSPs
in the system. The CPA pin has an internal 500
pull-up resistor, which is only enabled on the
DSP with ID2–0 = 0. If ID0 is not used, terminate this pin as either epu or nc. If ID7–1 is not used,
terminate this pin as epu.
DPA
I/O (o/d)
See
next
column
DMA Priority Access. Asserted while a high-priority DSP DMA channel accesses external
memory. This pin enables a high-priority DMA channel on a slave DSP to interrupt transfers of
a normal-priority DMA channel on a master DSP and gain control of the external bus for DMA-
initiated transactions. DPA is an open drain output, connected to all DSPs in the system. The
DPA pin has an internal 500
pull-up resistor, which is only enabled on the DSP with ID2–0 = 0.
If ID0 is not used, terminate this pin as either epu or nc. If ID7–1 is not used, terminate this pin
as epu.
1 The internal pull-down may not be sufficient. A stronger pull-down may be necessary.
2 See Electrical Characteristics on Page 20 for maximum and minimum current consumption for pull-up and pull-down resistances.
3 The internal pull-up may not be sufficient. A stronger pull-up may be necessary.
Table 7. Pin Definitions—External Port DMA/Flyby
Signal
Type
Term
Description
DMAR3–0
I/A
epu
DMA Request Pins. Enable external I/O devices to request DMA services from the DSP. In
response to DMARx, the DSP performs DMA transfers according to the DMA channel’s initial-
ization. The DSP ignores DMA requests from uninitialized channels.
FLYBY
1
O/T (pu
2)
nc
Flyby Mode. When a DSP DMA channel is initiated in FLYBY mode, it generates flyby transactions
on the external bus. During flyby transactions, the DSP asserts FLYBY, which signals the source
or destination I/O device to latch the next data or strobe the current data, respectively, and to
prepare for the next data on the next cycle.
IOEN
O/T (pu
2)
nc
I/O Device Output Enable. Enables the output buffers of an external I/O device for flyby trans-
actions between the device and external memory. Active on flyby transactions.
Type column symbols: A = asynchronous; G = ground; I = input; O = output; o/d = open drain output; P = power supply;
pd = internal pull-down approximately 100 k; pu = internal pull-up approximately 100 k; T = three-state
Term (for termination) column symbols: epd = external pull-down approximately 10 k to VSS; epu = external pull-up approximately 10 k
to VDD-IO, nc = not connected; au = always used.
1 The internal pull-up may not be sufficient. A stronger pull-up may be necessary.
2 See Electrical Characteristics on Page 20 for maximum and minimum current consumption for pull-up and pull-down resistances.
Table 6. Pin Definitions—External Port Arbitration (Continued)
Signal
Type
Term
Description
Type column symbols: A = asynchronous; G = ground; I = input; O = output; o/d = open drain output; P = power supply;
pd = internal pull-down approximately 100 k; pu = internal pull-up approximately 100 k; T = three-state
Term (for termination) column symbols: epd = external pull-down approximately 10 k to VSS; epu = external pull-up approximately 10 k
to VDD-IO, nc = not connected; au = always used.
相關(guān)PDF資料
PDF描述
TPSC156K020H0400 CAP TANT 15UF 20V 10% 2312
172-E09-202R001 CONN DB9 FEMALE SOLDER CUP TIN
VE-2WT-CY-F3 CONVERTER MOD DC/DC 6.5V 50W
172-E15-103R911 CONN DB15 MALE SOLDER CUP NICKEL
AD7818ARM-REEL IC ADC 10BIT W/TEMP SNSR 8-MSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADSP-TS201SABP-050 功能描述:IC PROCESSOR 500MHZ 576BGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號(hào)處理器） 系列:TigerSHARC® 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI，以太網(wǎng)，RS-232 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA（20x20） 包裝:托盤
ADSP-TS201SABP-060 功能描述:IC PROCESSOR 600MHZ 576BGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號(hào)處理器） 系列:TigerSHARC® 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI，以太網(wǎng)，RS-232 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA（20x20） 包裝:托盤
ADSP-TS201SABP-10X 制造商:Analog Devices 功能描述:
ADSP-TS201SABP-15X 制造商:Analog Devices 功能描述:
ADSP-TS201SABP-ENG 制造商:Analog Devices 功能描述:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*