參數(shù)資料
型號: ADV7180KST48Z
廠商: Analog Devices Inc
文件頁數(shù): 65/116頁
文件大?。?/td> 0K
描述: IC VID DECOD SDTV 10BIT 48LQFP
標(biāo)準(zhǔn)包裝: 1
類型: 視頻解碼器
應(yīng)用: 數(shù)碼相機(jī),手機(jī),便攜式視頻
安裝類型: 表面貼裝
封裝/外殼: 48-LQFP
供應(yīng)商設(shè)備封裝: 48-LQFP(7x7)
包裝: 托盤
ADV7180
Data Sheet
Rev. I | Page 52 of 116
FIELD 1
622
623
624
625
12
3
4
5
6
7
8
9
10
11
23
24
310
311
312
313
314
315
316
317
318
319
320
321
322
323
336
337
PVBEG[4:0] = 0x01
PVEND[4:0] = 0x04
PFTOG[4:0] = 0x06
FIELD 2
OUTPUT
VIDEO
FIELD
OUTPUT
HS
OUTPUT
VS
OUTPUT
VIDEO
FIELD
OUTPUT
HS
OUTPUT
VS
OUTPUT
PVBEG[4:0] = 0x01
PVEND[4:0] = 0x04
PFTOG[4:0] = 0x06
05
70
0-
0
35
Figure 44. PAL Typical VS/FIELD Positions Using the Register Writes Shown in Table 66
Table 66. User Settings for PAL (See Figure 44)
Register
Register Name
Write
0x31
VS/FIELD Control 1
0x1A
0x32
VS/FIELD Control 2
0x81
0x33
VS/FIELD Control 3
0x84
0x34
HS Position Control 1
0x00
0x35
HS Position Control 2
0x00
0x36
HS Position Control 3
0x7D
0x37
Polarity
0xA1
0xE8
PAL V bit begin
0x41
0xE9
PAL V bit end
0x84
0xEA
PAL F bit toggle
0x06
PVBEGDELO, PAL VSYNC Begin Delay on Odd Field,
Address 0xE8[7]
When PVBEGDELO is 0 (default), there is no delay.
Setting PVBEGDELO to 1 delays VSYNC going high on an odd
field by a line relative to PVBEG.
PVBEGDELE, PAL VSYNC Begin Delay on Even Field,
Address 0xE8[6]
When PVBEGDELE is 0, there is no delay.
Setting PVBEGDELE to 1 (default) delays VSYNC going high
on an even field by a line relative to PVBEG.
PVBEGSIGN, PAL VSYNC Begin Sign, Address 0xE8[5]
Setting PVBEGSIGN to 0 delays the beginning of VSYNC. Set
for user manual programming.
Setting PVBEGSIGN to 1 (default) advances the beginning of
VSYNC (not recommended for user programming).
PVBEG[4:0], PAL VSYNC Begin, Address 0xE8[4:0]
The default value of PVBEG is 00101, indicating the PAL VSYNC
begin position. For all NTSC/PAL VSYNC timing controls, the
V bit in the AV code and the VSYNC signal on the VS pin are
modified.
ADVANCE BEGIN OF
VSYNC BY PVBEG[4:0]
DELAY BEGIN OF
VSYNC BY PVBEG[4:0]
VSYNC BEGIN
PVBEGSIGN
ODD FIELD?
0
1
NO
YES
PVBEGDELO
VSBHO
ADDITIONAL
DELAY BY
1LINE
ADVANCE BY
0.5 LINE
1
0
1
0
PVBEGDELE
VSBHE
ADDITIONAL
DELAY BY
1LINE
ADVANCE BY
0.5 LINE
1
0
1
0
NOT VALID FOR USER
PROGRAMMING
05700-
036
Figure 45. PAL VSYNC Begin
相關(guān)PDF資料
PDF描述
VI-2WD-IW-F4 CONVERTER MOD DC/DC 85V 100W
VE-B7R-MX-F2 CONVERTER MOD DC/DC 7.5V 75W
PX0738/P CONN JAM NUT 6POS W/PINS
ADV7611BSWZ-P-RL IC RCVR HDMI 165MHZ LP 64LQFP
VE-B7R-MX-F1 CONVERTER MOD DC/DC 7.5V 75W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADV7180KST48Z-RL 功能描述:視頻 IC 48-Lead Low Profile Quad Flat Package RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel
ADV7180WBCP32Z 制造商:Analog Devices 功能描述:IC, 10-BIT 4X OVERSAMPLING SDTV DECODER 制造商:Analog Devices 功能描述:SDTV VIDEO DECODER 32-PIN LFCSP EP TRAY - Trays
ADV7180WBCP32Z-RL 制造商:Analog Devices 功能描述:10-BIT, 4? OVERSAMPLING SDTV VIDEO DECODER - Tape and Reel
ADV7180WBCPZ 功能描述:IC VIDEO DECODER SDTV 40LFCSP RoHS:是 類別:集成電路 (IC) >> 線性 - 視頻處理 系列:- 產(chǎn)品變化通告:Product Discontinuation 07/Mar/2011 標(biāo)準(zhǔn)包裝:3,000 系列:OMNITUNE™ 類型:調(diào)諧器 應(yīng)用:移動電話,手機(jī),視頻顯示器 安裝類型:表面貼裝 封裝/外殼:65-WFBGA 供應(yīng)商設(shè)備封裝:PG-WFSGA-65 包裝:帶卷 (TR) 其它名稱:SP000365064
ADV7180WBCPZ-REEL 功能描述:IC VIDEO DECODER SDTV 40LFCSP RoHS:是 類別:集成電路 (IC) >> 線性 - 視頻處理 系列:- 產(chǎn)品變化通告:Product Discontinuation 07/Mar/2011 標(biāo)準(zhǔn)包裝:3,000 系列:OMNITUNE™ 類型:調(diào)諧器 應(yīng)用:移動電話,手機(jī),視頻顯示器 安裝類型:表面貼裝 封裝/外殼:65-WFBGA 供應(yīng)商設(shè)備封裝:PG-WFSGA-65 包裝:帶卷 (TR) 其它名稱:SP000365064