- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366550 > AM79C940VCW (ADVANCED MICRO DEVICES INC) Media Access Controller for Ethernet (MACE) PDF資料下載
參數(shù)資料
| 型號： | AM79C940VCW |
| 廠商： | ADVANCED MICRO DEVICES INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | Media Access Controller for Ethernet (MACE) |
| 中文描述： | 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP80 |
| 封裝： | TQFP-80 |
| 文件頁數(shù)： | 61/122頁 |
| 文件大?。?/td> | 914K |
| 代理商： | AM79C940VCW |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁當前第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁
AMD
61
Am79C940
passed to the host. FCS will not
be set if OFLO is set.
The Receive Message Byte
Count indicates the number of
whole bytes in the received mes-
sage from the network. RCVCNT
is 12 bits long, and valid (accu-
rate) only when there are no er-
rors reported in the Receive
Status (RCVSTS). If a late colli-
sion is detected (CLSN set in
RCVSTS), the count is an indica-
tion of the length (in byte times) of
the duration of the receive activ-
ity
including
RCVCNT [7:0] correspond to bits
7–0 in RFS0 of the Receive
Frame Status. RCVCNT [11–0}
will be invalid when OFLO is set.
Bit 3–0 RCVCNT
[11:8]
the
collision.
RFS2—Runt Packet Count (RNTPC)
RNTPC [7–0]
Bit
Name
Description
Bit 7–0
RNTPC
[7–0]
The Runt Packet Count indicates
the number of runt packets re-
ceived, addressed to this node,
since the last successfully re-
ceived packet. The value does
not roll over after 255 runt pack-
ets have been detected, and will
remain frozen at the maximum
count.
RFS3—Receive Collision Count (RCVCC)
RCVCC [7–0]
Bit
Name
Description
Bit 7–0 RCVCC
The Receive Collision Count in-
dicates the number of collisions
detected on the network since
the last successfully received
packet. The value does not roll
over after 255 collisions have
been detected, and will remain
frozen at the maximum count.
[7–0]
FIFO Frame Count (FIFOFC)
(REG ADDR 7)
RCVFC[3–0]
XMTFC[3–0]
Bit
Name
Description
Bit 7–4
RCVFC
[3–0]
Receive Frame Count. The (read
only) count of the frames in the
Receive FIFO. A frame is
counted when the last byte is put
in the FIFO. The counter is
decremented when the last byte
of the frame is read. If the
RCVFC reaches its maximum
value of 15, additional receive
frames will be ignored, and the
Missed Packet Count (MPC) reg-
ister will be incremented for
frames which match the internal
address(es) of the MACE device.
Bit 3–0 XMTFC
Transmit Frame Count. The
(read only) count of the frames in
the Transmit FIFO. A frame is
counted when the last byte is put
in the FIFO. The counter is
decremented when XMTSV (in
the Transmit Frame Status and
Poll Register) is set and the
Transmit Frame Status read ac-
cess is performed.
[3–0]
Interrupt Register (IR)
All status bits are set upon occurrence of an event and
cleared when read. The resister is read only. In addition
all status bits are cleared by hardware or software reset.
Bit assignments for the register are as follows:
(REG ADDR 8)
JAB
CERR RCVCCO RNTPCO
MPCO
RCVINT
BABL
XMTINT
Bit
Name
Description
Bit 7
JAB
Jabber Error. JAB indicates that
the MACE device attempted to
transmit for an excessive time
period (20–150 ms), when using
either the DAI port or the
10BASE-T port. If the internal
jabber timer expires during trans-
mission, the transmit bit stream
will be interrupted, until the inter-
nal transmission ceases and the
unjabtimer (0.5 s
±
0.25 s) ex-
pires. The jabber function will be
disabled, and JAB will not be
set, regardless of transmission
length, when either the AUI or
GPSI ports have been selected.
JAB is READ/CLEAR only, and is
set by the MACE device and re-
set when read. Writing has no ef-
fect. It is also cleared by
activation of the
RESET
pin or
SWRST bit.
Babble Error. BABL is the trans-
mitter time-out error. It indicates
that the transmitter has been on
the channel longer than the time
required to send the maximum
packet. It will be set after 1519
bytes (or greater) have been
transmitted. The MACE device
will continue to transmit until the
current packet transmission is
over. The
INTR
pin will be acti-
Bit 6
BABL
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM79C940 | Media Access Controller for Ethernet (MACE) |
| AM79C940JCW | Media Access Controller for Ethernet (MACE) |
| AM79C940KCW | Media Access Controller for Ethernet (MACE) |
| AM79C960 | PCnetTM-ISA Single-Chip Ethernet Controller |
| AM79C960KC | PCnetTM-ISA Single-Chip Ethernet Controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM79C940VI | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Node Controller |
| AM79C940VI/W | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Node Controller |
| AM79C945 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| AM79C945-16 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| AM79C945-16JC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Node Controller |
發(fā)布緊急采購，3分鐘左右您將得到回復。