- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366550 > AM79C973 (Advanced Micro Devices, Inc.) PCnet⑩-FAST III Single-Chip 10/100 Mbps PCI Ethernet Controller with Integrated PHY PDF資料下載
參數(shù)資料
| 型號： | AM79C973 |
| 廠商： | Advanced Micro Devices, Inc. |
| 英文描述： | PCnet⑩-FAST III Single-Chip 10/100 Mbps PCI Ethernet Controller with Integrated PHY |
| 中文描述： | PCnet⑩快速三單芯片10/100 Mbps的PCI以太網(wǎng)控制器集成PHY |
| 文件頁數(shù)： | 69/304頁 |
| 文件大?。?/td> | 2092K |
| 代理商： | AM79C973 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁當(dāng)前第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁第229頁第230頁第231頁第232頁第233頁第234頁第235頁第236頁第237頁第238頁第239頁第240頁第241頁第242頁第243頁第244頁第245頁第246頁第247頁第248頁第249頁第250頁第251頁第252頁第253頁第254頁第255頁第256頁第257頁第258頁第259頁第260頁第261頁第262頁第263頁第264頁第265頁第266頁第267頁第268頁第269頁第270頁第271頁第272頁第273頁第274頁第275頁第276頁第277頁第278頁第279頁第280頁第281頁第282頁第283頁第284頁第285頁第286頁第287頁第288頁第289頁第290頁第291頁第292頁第293頁第294頁第295頁第296頁第297頁第298頁第299頁第300頁第301頁第302頁第303頁第304頁
Am79C973/Am79C975
69
P R E L I M I N A R Y
If a poll operation has revealed that the current and the
next RDTE belong to the Am79C973/Am79C975 con-
troller, then additional poll accesses are not necessary.
Future poll operations will not include RDTE accesses
as long as the Am79C973/Am79C975 controller re-
tains ownership of the current and the next RDTE.
When receive activity is present on the channel, the
Am79C973/Am79C975 controller waits for the com-
plete address of the message to arrive. It then decides
whether to accept or reject the frame based on all ac-
tive addressing schemes. If the frame is accepted, the
Am79C973/Am79C975 controller checks the current
receive buffer status register CRST (CSR41) to deter-
mine the ownership of the current buffer.
If ownership is lacking, the Am79C973/Am79C975
controller will immediately perform a final poll of the
current RDTE. If ownership is still denied, the
Am79C973/Am79C975 controller has no buffer in
which to store the incoming message. The MISS bit will
be set in CSR0 and the Missed Frame Counter
(CSR112) will be incremented. Another poll of the cur-
rent RDTE will not occur until the frame has finished.
If the Am79C973/Am79C975 controller sees that the
last poll (either a normal poll, or the final effort de-
scribed in the above paragraph) of the current RDTE
shows valid ownership, it proceeds to a poll of the next
RDTE. Following this poll, and regardless of the out-
come of this poll, transfers of receive data from the
FIFO may begin.
Regardless of ownership of the second receive de-
scriptor, the Am79C973/Am79C975 controller will con-
tinue to perform receive data DMA transfers to the first
buffer. If the frame length exceeds the length of the first
buffer, and the Am79C973/Am79C975 controller does
not own the second buffer, ownership of the current de-
scriptor will be passed back to the system by writing a
0 to the OWN bit of RMD1. Status will be written indi-
cating buffer (BUFF = 1) and possibly overflow (OFLO
= 1) errors.
If the frame length exceeds the length of the first (cur-
rent) buffer, and the Am79C973/Am79C975 controller
does own the second (next) buffer, ownership will be
passed back to the system by writing a 0 to the OWN
bit of RMD1 when the first buffer is full. The OWN bit is
the only bit modified in the descriptor. Receive data
transfers to the second buffer may occur before the
Am79C973/Am79C975 controller proceeds to look
ahead to the ownership of the third buffer. Such action
will depend upon the state of the FIFO when the OWN
bit has been updated in the first descriptor. In any case,
lookahead will be performed to the third buffer and the
information gathered will be stored in the chip, regard-
less of the state of the ownership bit.
This activity continues until the Am79C973/Am79C975
controller recognizes the completion of the frame (the
last byte of this receive message has been removed
from the FIFO). The Am79C973/Am79C975 controller
will subsequently update the current RDTE status with
the end of frame (ENP) indication set, write the mes-
sage byte count (MCNT) for the entire frame into
RMD2, and overwrite the
“
current
”
entries in the CSRs
with the
“
next
”
entries.
Receive Frame Queuing
The Am79C973/Am79C975 controller supports the
lack of RDTEs when SRAM (SRAM SIZE in BCR 25,
bits 7-0) is enabled through the Receive Frame Queu-
ing mechanism. When the SRAM SIZE = 0, then the
Am79C973/Am79C975 controller reverts back to the
PCnet PCI II mode of operation. This operation is auto-
matic and does not require any programming by the
host. When SRAM is enabled, the Receive Frame
Queuing mechanism allows a slow protocol to manage
more frames without the high frame loss rate normally
attributed to FIFO based network controllers.
The Am79C973/Am79C975 controller will store the in-
coming frames in the extended FIFOs until polling
takes place; if enabled, it discovers it owns an RDTE.
The stored frames are not altered in any way until writ-
ten out into system buffers. When the receive FIFO
overflows, further incoming receive frames will be
missed during that time. As soon as the network re-
ceive FIFO is empty, incoming frames are processed
as normal. Status on a per frame basis is not kept dur-
ing the overflow process. Statistic counters are main-
tained and accurate during that time.
During the time that the Receive Frame Queuing mech-
anism is in operation, the Am79C973/Am79C975 con-
troller relies on the Receive Poll Time Counter (CSR
48) to control the worst case access to the RDTE. The
Receive Poll Time Counter is programmed through the
Receive Polling Interval (CSR49) register. The Re-
ceived Polling Interval defaults to approximately 2 ms.
The Am79C973/Am79C975 controller will also try to
access the RDTE during normal descriptor accesses
whether they are transmit or receive accesses. The
host can force the Am79C973/Am79C975 controller to
immediately access the RDTE by setting the RDMD
(CSR 7, bit 13) to 1. Its operation is similar to the trans-
mit one. The polling process can be disabled by setting
the RXDPOLL (CSR7, bit 12) bit. This will stop the au-
tomatic polling process and the host must set the
RDMD bit to initiate the receive process into host mem-
ory. Receive frames are still stored even when the re-
ceive polling process is disabled.
Software Interrupt Timer
The Am79C973/Am79C975 controller is equipped with
a software programmable free-running interrupt timer.
The timer is constantly running and will generate an in-
terrupt STINT (CSR 7, bit 11) when STINITE (CSR 7,
bit 10) is set to 1. After generating the interrupt, the
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM79C973KCW | PCnet⑩-FAST III Single-Chip 10/100 Mbps PCI Ethernet Controller with Integrated PHY |
| AM79C975KCW | PCnet⑩-FAST III Single-Chip 10/100 Mbps PCI Ethernet Controller with Integrated PHY |
| AM79C973VCW | PCnet⑩-FAST III Single-Chip 10/100 Mbps PCI Ethernet Controller with Integrated PHY |
| AM79C975VCW | PCnet⑩-FAST III Single-Chip 10/100 Mbps PCI Ethernet Controller with Integrated PHY |
| AM79C976 | PCnet-PRO⑩ 10/100 Mbps PCI Ethernet Controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM79C973/75 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Board Layout Considerations for the Am79C973/75 Network Interface? - (PDF) |
| AM79C973/AM79C975 | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Am79C973/Am79C975 - PCnet-FAST III Single-Chip 10/100 Mbps PCI Ethernet Controller with Integrated PHY |
| AM79C973AVC\\W | 制造商:Advanced Micro Devices 功能描述: |
| AM79C973AVC\W | 制造商:Advanced Micro Devices 功能描述: |
| AM79C973BKC | 制造商:Advanced Micro Devices 功能描述:79C973BKC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。