- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379668 > AN10E40 (Electronic Theatre Controls, Inc.) Field Programmable Analog Array PDF資料下載
參數(shù)資料
| 型號： | AN10E40 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | Field Programmable Analog Array |
| 中文描述： | 現(xiàn)場可編程模擬陣列 |
| 文件頁數(shù)： | 13/36頁 |
| 文件大小： | 293K |
| 代理商： | AN10E40 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
AN10E40 Data Manual
9
Configuration Engine
The AN10E40 provides two modes of operation for loading the configuration SRAM. The simplest is Mode 1, Boot
From Serial ROM. This is the most common method of booting conventional SRAM based FPGA’s so consequently
the cost of compatible low pin count serial PROMs has been driven way down. Some designs may however want to
take advantage of the AN10E40’s on the fly reprogrammability. In this case the Micro Mode (Mode 0) may be the
appropriate configuration interface.
MODE
Pins
[2]
x
x
0
1
[1]
0
1
x
x
Description
Mode 0
– Micro Mode, a conventional byte wide microprocessor interface
Mode 1
– Boot from Serial PROM (a.k.a. Boot from ROM or BFR Mode)
AN10E40 generates its own configuration clocks (using an internal oscillator). CFG_CLK is an output.
Use an external clock for configuration. CFG_CLK is the input.
Figure 10. Mode Pin Settings for Configuration Options
The configuration SRAM for the AN10E40 contains 6864 bits. Configuration files will be slightly larger to facilitate
byte alignment of data as well as address and checksum information.
The pins involved with configuration of the device are given in the following table. The F[4:0] pins change behavior
based on the setting of the MODE[2:1] pins. The signal naming convention holds that active low signals are named
with a “b” suffix.
Pins Common to Configuration Modes
Pin Name
Description
MODE[2:1]
CFG_CLK
I/O
Pins used in Micro Mode (Mode 0)
POR
RESETb
I
Used to establish the configuration mode.
If MODE[2] is high, then configuration clock input, otherwise configuration clock output.
I
I
Complete chip reset sequence begins on rising edge of POR. (Usually tied low.)
Reset sequence begins on falling edge. Chip held in reset state as long as asserted low.
Configuration re-starts on release of RESETb.
When low, selects the AN10E40 for a data transfer transaction
Assert low for a Read transaction.
Assert low for a Write transaction.
Register Select. RS=0 to select Function register. RS=1 to select Data/Status register.
Asserted high when the device is not ready to accept data, i.e. while device is resetting,
or a data shift register to configuration SRAM transfer is taking place.
Byte wide bi-directional data port
Pins used in BFR Mode (Mode 1)
POR
I
Complete chip reset sequence begins on rising edge of POR. Once complete, the
configuration sequence begins. (Usually tied low.)
RESETb
I
Reset sequence begins on falling edge. Chip held in reset state as long as asserted low.
Configuration re-starts on release of RESETb.
F[0] BFRb
I
On falling edge of BFRb, configuration sequence occurs.
F[1] ERRb
O
Asserts low if a an error is detected in the configuration data stream. (Open Drain)
F[2] MEMCEb
O
Asserts low to select the external memory device.
F[3] PWRUP
I
Tie to VDD.
F[4] END
O
Asserts high to signify configuration has completed.
DCLK
O
Data clock to serial PROM.
DATA[0]
I
Bit wide data input.
F[0] CSb
F[1] RDb
F[2] WRb
F[3] RS
F[4] BUSY
I
I
I
I
O
DATA[7:0]
I/O
Figure 11. Configuration Pin Functions
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AN17850A | Silicon Monolithic Bipolar IC |
| AN19 | AN19 - How 2 Use de KITS SPC DC Motor with StarTech PPI Card |
| AN2110S | JT 66C 66#22D SKT RECP |
| AN220D04-DEVLP | DANAMICALLY RECONFIGURABLE FPAA |
| AN220D04-EVAL | DANAMICALLY RECONFIGURABLE FPAA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AN10-N01 | 制造商:SMC Corporation of America 功能描述:Silencer, Compact Resin, Male Thread, 1/8" NPT Port, 30 dB(A), Model AN10 |
| AN110 | 制造商:SILABS 制造商全稱:SILABS 功能描述:16-BIT PWM USING AN ON-CHIP TIMER |
| AN110-01 | 制造商:SMC Corporation of America 功能描述:MUFFLER 1/8 PT 制造商:SMC 功能描述:TCT Bulk |
| AN11006 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Single stage 2.3_2.7GHz LNA with BFU730F |
| AN11007 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Single stage 5-6 GHz WLAN LNA with BFU730F |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。