- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379668 > AN10E40 (Electronic Theatre Controls, Inc.) Field Programmable Analog Array PDF資料下載
參數(shù)資料
| 型號(hào)： | AN10E40 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | Field Programmable Analog Array |
| 中文描述： | 現(xiàn)場(chǎng)可編程模擬陣列 |
| 文件頁數(shù)： | 18/36頁 |
| 文件大?。?/td> | 293K |
| 代理商： | AN10E40 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當(dāng)前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
14
Mode 1 – Boot from ROM (BFR Mode)
In applications where the AN10E40 should boot from a serial memory device instead of a microprocessor, connect
as shown below in Figure 16. In this stand alone configuration, the AN10E40 handles all the reset and configuration
signaling. A standard serial EEPROM holds the configuration data. (Such serial memories are widely available as
FPGA boot devices.)
Holding MODE[1] high puts the AN10E40 in BFR mode. Holding MODE[2] low instructs the AN10E40 to generate
its own configuration clocks from its on-chip ring oscillator and sets CFG_CLK to be an output.
On power up, the internal power on reset sequence begins. As it concludes, the AN10E40 examines the state of
the RESETb pin. If held low, it does nothing. When the host system releases RESETb, the self configuration
sequence begins. Both CFG_CLK and DCLK go active and MEMCEb goes low. With MEMCEb asserted, the
EEPROM presents the first data bit. With every rising DCLK edge, the AN1E40 accepts the current data bit. Also
on this rising DLCK edge, the next data bit is clocked out of the serial PROM.
Figure 16. A typical Boot From ROM connection for the AN10E40.
After this automatic power on configuration has completed, there are two options for repeating a configuration
sequence. The first is the assertion of BFRb. On a falling edge of BFRb, the AN10E40 will repeat the complete
configuration sequence. BFRb may continue to be held low for an arbitrarily long period without effecting normal
operation. The second option is the assertion of RESETb. As long as RESETb is asserted low, the AN10E40 will
hold idle in a reset condition. On the rising edge of RESETb, the AN10E40 will repeat the configuration sequence.
If there is an error detected in the configuration bit stream, ERRb will assert low and the configuration sequence will
halt. ERRb is an open drain output. If the system has more than one FPAA on board, all the ERRb signals can be
wired together to provide a single indication that some configuration error was detected.
A speed up of the configuration process is possible by supplying your own CFG_CLK. If such a speed up is
desired, tie MODE[2] high and drive CFG_CLK (it is now an input) with a clock signal up to 40 MHz. DCLK will be
1/2 the frequency of CFG_CLK, so be sure to check your EEPROM specifications to be sure that it can go that fast.
The following Configuration Clock section has more detail on the relationship between these two signals.
Figure 16 shows only those signals explicitly associated with BFR Mode configuration. Other signals including:
OPAM_DISABLE, CEXT, OPAMP_VMR, powers, grounds and the switched capacitor CLOCK signal must also be
connected for proper operation. Please reference the Pin Out Description section for complete connection details.
MODE[2]
MODE[1]
F[0] - BFRb
F[3] - PWRUP
AN10E40
F[2] - MEMCEb
DATA[0]
DCLK
ERRb-F[1]
END-F[4]
CFG_CLK
CFG_CLK
RST/OEb
Data_Out
CEb
CLK
RESETb
SERIAL
EEPROM
POR
RESETb
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AN17850A | Silicon Monolithic Bipolar IC |
| AN19 | AN19 - How 2 Use de KITS SPC DC Motor with StarTech PPI Card |
| AN2110S | JT 66C 66#22D SKT RECP |
| AN220D04-DEVLP | DANAMICALLY RECONFIGURABLE FPAA |
| AN220D04-EVAL | DANAMICALLY RECONFIGURABLE FPAA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AN10-N01 | 制造商:SMC Corporation of America 功能描述:Silencer, Compact Resin, Male Thread, 1/8" NPT Port, 30 dB(A), Model AN10 |
| AN110 | 制造商:SILABS 制造商全稱:SILABS 功能描述:16-BIT PWM USING AN ON-CHIP TIMER |
| AN110-01 | 制造商:SMC Corporation of America 功能描述:MUFFLER 1/8 PT 制造商:SMC 功能描述:TCT Bulk |
| AN11006 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Single stage 2.3_2.7GHz LNA with BFU730F |
| AN11007 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Single stage 5-6 GHz WLAN LNA with BFU730F |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。