- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379668 > AN10E40 (Electronic Theatre Controls, Inc.) Field Programmable Analog Array PDF資料下載
參數(shù)資料
| 型號： | AN10E40 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | Field Programmable Analog Array |
| 中文描述： | 現(xiàn)場可編程模擬陣列 |
| 文件頁數(shù)： | 9/36頁 |
| 文件大小： | 293K |
| 代理商： | AN10E40 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當(dāng)前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
AN10E40 Data Manual
5
specified to be 1 MHz. You are free to drive CLOCK into the array at up to 20 MHz, then program and use
CLOCK[3:0] individually as your circuits might require.
The AN10E40 is designed such that all IPmodules along an analog signal path should use the same clock. While it
is possible to mix clocks along a signal path, it should not be done without full understanding of sampled data
systems, the effects of oversampling, undersampling and aliasing and careful consideration of possible unintended
consequences. The edges of divided clocks are synchronized only with the master clock edges, and therefor the
phase relationship of divided clocks is not guaranteed. For this reason, users are cautioned not to utilize two equal
frequency divided clocks with the exception of clocks that have a divisor of one are therefor equal to the master
clock.
Please note, the performance estimates for a placed IPmodule are based upon the known clock assignment and
divider ratios at the time of IPmodule placement. Any change in the top level chip clock settings may of course
affect your circuit behavior.
This section described the CLOCK input pin, not to be confused with the configuration clock pin CFG_CLK,
discussed below in the section Configuration Clock.
Voltage Reference
The AN10E40 provides a convenient programmable on-chip voltage reference. When your circuit requires a
comparator function against a known value, this voltage reference is easily programmed and enabled.
The value programmed into the Voltage Reference is always specified relative to signal ground. On the AN10E40,
signal ground is at VMR (see Voltage Mid-Rail Generator below).
Voltage Mid-Rail Generator
All analog signals within the array are referenced to Voltage Mid-Rail (VMR), typically 2.5 V with respect to AVSS.
The VMR signal is generated on chip, filtered with an external capacitor then routed back into the array for use by
the CABs.
Figure 4. Filtering OpAmpVMR
The RC network provides a simple but effective low pass filter for the on-chip OpAmpVMR signal. It is not
recommended that OpAmpVMR be loaded externally with anything other than a low leakage current 100 nF
capacitor.
VMR is provided as a convenience outlet for the VMR signal. The system is designed only to drive the RC filter
network. If your system requires use of VMR, it is recommended that you first buffer it with a high impedance
amplifier. Conversely, should your system design establish a requirement for generating signal ground (VMR)
The recommended connections are:
10 nF between CEXT and a quiet ground node
VMR unloaded
100 nF between OPAMPVMR and a quiet ground node
100nF
Bandgap
Reference
Generator
VMR
OpAmpVMR
Cext
10nF
To CABs
50
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AN17850A | Silicon Monolithic Bipolar IC |
| AN19 | AN19 - How 2 Use de KITS SPC DC Motor with StarTech PPI Card |
| AN2110S | JT 66C 66#22D SKT RECP |
| AN220D04-DEVLP | DANAMICALLY RECONFIGURABLE FPAA |
| AN220D04-EVAL | DANAMICALLY RECONFIGURABLE FPAA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AN10-N01 | 制造商:SMC Corporation of America 功能描述:Silencer, Compact Resin, Male Thread, 1/8" NPT Port, 30 dB(A), Model AN10 |
| AN110 | 制造商:SILABS 制造商全稱:SILABS 功能描述:16-BIT PWM USING AN ON-CHIP TIMER |
| AN110-01 | 制造商:SMC Corporation of America 功能描述:MUFFLER 1/8 PT 制造商:SMC 功能描述:TCT Bulk |
| AN11006 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Single stage 2.3_2.7GHz LNA with BFU730F |
| AN11007 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Single stage 5-6 GHz WLAN LNA with BFU730F |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。