參數(shù)資料
型號(hào)： ARM610
廠商： Zarlink Semiconductor Inc.
英文描述： General purpose 32-bit microprocessor
中文描述： 通用32位微處理器
文件頁數(shù)： 24/173頁
文件大?。?/td> 897K
代理商： ARM610
Programmer’s Model
ARM610 Data Sheet
3-8
When either a prefetch or data abort occurs, ARM610 performs the following:
1
Saves the address of the
(for data aborts) in R14_abt; saves CPSR in SPSR_abt.
aborted instruction plus 4 (for prefetch
aborts) or 8
2
Forces M[4:0]=10111 (Abort mode) and sets the I bit in the CPSR.
3
Forces the PC to fetch the next instruction from either address 0x0C (prefetch
abort) or address 0x10 (data
abort).
To return after fixing the reason for the
abort, use SUBS PC,R14_abt,#4 (for a prefetch
abort) or SUBS PC,R14_abt,#8 (for a data abort). This will restore both the PC and the
CPSR and retry the
aborted instruction.
The
implemented when suitable memory management software is available. The
processor is allowed to generate arbitrary addresses, and when the data at an address
is unavailable the MMU signals an
abort. The processor traps into system software
which must work out the cause of the
abort, make the requested data available, and
retry the
aborted instruction. The application program needs no knowledge of the
amount of memory available to it, nor is its state in any way affected by the abort.
abort mechanism allows a
demand paged virtual memory system
to be
Note that there are restrictions on the use of the external abort pin. See
Memory Management Unit
.
·
Chapter 9,
3.5.4 Software interrupt
The software interrupt instruction (SWI) is used for getting into Supervisor mode,
usually to request a particular supervisor function. When a SWI is executed, ARM610
performs the following:
1
Saves the address of the SWI instruction plus 4 in R14_svc; saves CPSR in
SPSR_svc
2
Forces M[4:0]=10011 (Supervisor mode) and sets the I bit in the CPSR
3
Forces the PC to fetch the next instruction from address 0x08
To return from a SWI, use MOVS PC,R14_svc. This will restore the PC and CPSR and
return to the instruction following the SWI.
3.5.5 Undefined instruction trap
When the ARM610 comes across an instruction which it cannot handle (see
4, Instruction Set
), it offers it to any coprocessors which may be present. If a
coprocessor can perform this instruction but is busy at that time, ARM610 will wait until
the coprocessor is ready or until an interrupt occurs. If no coprocessor can handle the
instruction then ARM610 will take the undefined instruction trap.
·
Chapter
The trap may be used for software emulation of a coprocessor in a system which does
not have the coprocessor hardware, or for general purpose instruction set extension
by software emulation.
相關(guān)PDF資料
PDF描述
ARM7TDMI 32-Bit Advanced RISC Machines(ARM) Microprocessor Core(32位ARM微處理器內(nèi)核芯片)
ART10012T 28V Input, Triple Output / HYBRID - HIGH RELIABILITY RADIATION HARDENED DC/DC CONVERTER
ART10015T 28V Input, Triple Output / HYBRID - HIGH RELIABILITY RADIATION HARDENED DC/DC CONVERTER
ART2812T 28V Input, Triple Output / HYBRID - HIGH RELIABILITY RADIATION HARDENED DC/DC CONVERTER
ART28XXT 28V Input, Triple Output / HYBRID - HIGH RELIABILITY RADIATION HARDENED DC/DC CONVERTER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ARM7-009 制造商:Gravitech 功能描述:ARM7 LPC2378 W/2.8" TCH SCRN LCD BLU
ARM720T 制造商:未知廠家 制造商全稱:未知廠家 功能描述:General-purpose 32-bit Microprocessor with 8KB cache, enlarged Write buffer, and Memory Management Unit (MMU) combined in a single chip
ARM7DIMM-LPC2478 功能描述:模塊化系統(tǒng) - SOM LPC2478 ARM7 DIMM Module, Rev 2.2 RoHS:否 制造商:Digi International 外觀尺寸:ConnectCore 9P 處理器類型:ARM926EJ-S 頻率:150 MHz 存儲(chǔ)容量:8 MB, 16 MB 存儲(chǔ)類型:NOR Flash, SDRAM 接口類型:I2C, SPI, UART 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 尺寸:1.97 in x 1.97 in x 6.1 in
ARM7TDI 制造商:未知廠家 制造商全稱:未知廠家 功能描述:周立功的中文ARM7TDI文檔
ARM7TDMI 制造商:未知廠家 制造商全稱:未知廠家 功能描述:general purpose 32-bit microprocessors
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*