
Serial Channel 0 Error Interrupt Control Register
11Aug98@14:48h Intermediate Version
Semiconductor Group
24
1998-08
C163-L
P6
b
FFCC
H
E6
H
Port 6 Register (8 bits)
00
H
PECC0
FEC0
H
60
H
PEC Channel 0 Control Register
0000
H
PECC1
FEC2
H
61
H
PEC Channel 1 Control Register
0000
H
PECC2
FEC4
H
62
H
PEC Channel 2 Control Register
0000
H
PECC3
FEC6
H
63
H
PEC Channel 3 Control Register
0000
H
PECC4
FEC8
H
64
H
PEC Channel 4 Control Register
0000
H
PECC5
FECA
H
FECC
H
FECE
H
b
FF10
H
b
F108
H
FEB4
H
65
H
66
H
67
H
88
H
PEC Channel 5 Control Register
0000
H
0000
H
0000
H
0000
H
XX
H
0000
H
PECC6
PEC Channel 6 Control Register
PECC7
PEC Channel 7 Control Register
PSW
CPU Program Status Word
RP0H
E
84
H
5A
H
System Startup Configuration Register (Rd. only)
S0BG
Serial Channel 0 Baud Rate Generator Reload
Register
S0CON
b
FFB0
H
D8
H
Serial Channel 0 Control Register
0000
H
S0EIC
b
FF70
H
B8
H
0000
H
S0RBUF
FEB2
H
59
H
Serial Channel 0 Receive Buffer Register
(read only)
XX
H
S0RIC
b
FF6E
H
B7
H
Serial Channel 0 Receive Interrupt Control
Register
0000
H
S0TBIC
b
F19C
H
E
CE
H
Serial Channel 0 Transmit Buffer Interrupt Control
Register
0000
H
S0TBUF
FEB0
H
58
H
Serial Channel 0 Transmit Buffer Register
(write only)
00
H
S0TIC
b
FF6C
H
B6
H
Serial Channel 0 Transmit Interrupt Control
Register
0000
H
SP
FE12
H
EF00
H
X
---
EF02
H
X
---
EF04
H
X
---
EF06
H
X
---
FE14
H
09
H
CPU System Stack Pointer Register
FC00
H
0000
H
0000
H
XXXX
H
XXXX
H
FA00
H
SSPCON0
SSP Control Register 0
SSPCON1
SSP Control Register 1
SSPRTB
SSP Receive/Transmit Buffer
SSPTBH
SSP Transmit Buffer High
STKOV
0A
H
CPU Stack Overflow Pointer Register
Special Function Registers Overview
(cont’d)
Name
Physical
Address
8-Bit
Address
Description
Reset
Value