- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄366891 > CR16HCS9VJE7Y Microcontroller PDF資料下載
參數(shù)資料
| 型號(hào)： | CR16HCS9VJE7Y |
| 英文描述： | Microcontroller |
| 中文描述： | 微控制器 |
| 文件頁(yè)數(shù)： | 114/157頁(yè) |
| 文件大?。?/td> | 1256K |
| 代理商： | CR16HCS9VJE7Y |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)當(dāng)前第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)
www.national.com
114
20.9.17 CAN Error Counter Register (CANEC)
The Can Error Counter Register contains the value of the
CAN Receive Error Counter and the CAN Transmit Error
Counter.
15
8
REC[7:0]
0
r
REC[7:0]
CAN Receive Error Counter. The bits REC[7:0]
holds the value of the receive error counter.
CAN Transmit Error Counter. The bits TEC[7:0]
holds the value of the transmit error counter.
TEC[7:0]
20.9.18 CAN Error Diagnostic Register (CEDIAG)
The CAN Error Diagnostic (CEDIAG) register provides infor-
mation about the last detected error. CR16CAN is able to
identify the field within the CAN frame format, in which the er-
ror occurred, and it identifies the bit number of the erroneous
bit within the according frame field. The CPU has read only
access and all bits will be cleared upon reset.
EFID[3:0]
Error Field Identifier. The EDIAG bits 3...0 iden-
tify the frame field in which the last error oc-
curred. How the various frame fields are coded
into the EFID bits is shown in Table 37.
Table 37
Error Field Identifier
EBID[5:0]
Error Bit Identifier. The EDIAG[9:4] bits contain
the number (position) of the incorrect bit within
the erroneous frame field. The bit number
starts with the value equal to the respective
frame field length minus one at the beginning of
each field and is decremented with each CAN
bit. Figure 71 shows an example on how the
EBID is calculated.
Assume the EFID resulted in 1110
2
and the EBID showed a
value of 111001
2
. This means that faulty field was the data
field. To calculate the bit position of the error, the DLC of the
message needs to be known. For example, for a DLC of 8
data bytes, the bit counter starts with the value: 8 x 8 - 1 = 63;
so when EBID[5:0] = 111001
2
= 57, then the bit number was
63 - 57 = 6.
The following bits provide an information of the error type.
TXE
Transmit Error. If set, this bit indicates that the
CR16CAN was an active transmitter at the time
the error occurred. If reset, the CR16CAN was
a receiver.
STUFF
Stuff Error. if set, this bit indicates that a the bit
stuffing rule was violated at the time the error
occurred. Note that certain bit fields do no use
bit stuffing and therefore this bit may be ignored
in those.
CRC
CRC Error. if set, this bit indicates that the CRC
is invalid. This bit should only be used if the
EFID shows the code of the ACK field.
MON
Monitor. This bit shows the bus value on the
CANRX pin as seen by the CR16CAN at the
time of the error.
DRIVE
Drive. This bit shows the output value on the
CANTX pin at the time of the error. Note that a
receiver will not drive the bus except during
ACK and during an active error flag.
Buffer 10
Buffer 11
Buffer 12
Buffer 13
Buffer 14
1
1
1
1
1
1
1
1
1
1
0
1
1
1
1
1
0
0
1
1
1
0
1
0
1
7
0
TEC[7:0]
15
14
13
12
11
10
9
4
3
EFID[3:0]
0
Reserved DRIVE MON CRC STUFF TXE
EBID[5:0]
0
r
Field
EFID3
EFID2
EFID1
EFID0
ERROR
ERROR DEL
ERROR ECHO
BUS IDLE
ACK
EOF
INTERMISSION
SUSPEND
TRANSMISSION
SOF
ARBITRATION
0
0
0
0
0
0
0
0
0
0
0
1
1
1
0
0
1
1
0
0
1
0
1
0
1
0
1
0
0
1
1
1
1
1
0
0
0
0
0
1
Table 36
Highest Priority Interrupt Code
(CICEN = FFFF)
CAN interrupt
request
IRQ
IST3
IST2
IST1
IST0
IDE
1
0
1
0
EXTENDED
ARBITRATION
R1/R0
DLC
DATA
CRC
1
0
1
1
1
1
1
1
1
1
1
1
0
0
1
1
0
1
0
1
Table 37
Error Field Identifier
Field
EFID3
EFID2
EFID1
EFID0
r
r
r
r
r
r
incorrect
bit
data field
Figure 71.
EBID Example
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CR16HCS9VJE8Y | Microcontroller |
| CR16HCT5 | |
| CR16HCT5VJE7Y | Microcontroller |
| CR16HCT5VJE8Y | Microcontroller |
| CR16HCT5VJE9Y | Microcontroller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CR16HCS9VJE8 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Family of 16-bit CAN-enabled CompactRISC Microcontrollers |
| CR16HCS9VJE8Y | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller |
| CR16HCS9VJE9 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Family of 16-bit CAN-enabled CompactRISC Microcontrollers |
| CR16HCS9VJI0 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Family of 16-bit CAN-enabled CompactRISC Microcontrollers |
| CR16HCS9VJI1 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Family of 16-bit CAN-enabled CompactRISC Microcontrollers |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。