參數資料
型號: CR16HCS9VJE7Y
英文描述: Microcontroller
中文描述: 微控制器
文件頁數: 24/157頁
文件大?。?/td> 1256K
代理商: CR16HCS9VJE7Y
www.national.com
24
program the prescaler value in advance and leave it un-
changed while a program or erase operation is in progress.
A similar (but separate) prescaler factor is applied to the EE-
PROM data memory. See Section 9.1.7 and Section 9.3.4 for
details.
9.1.6
Flash EEPROM Program Memory Control and
Status Register (FLCSR)
The Flash EEPROM Program Memory Control and Status
(FLCSR) register is a byte-wide, read/write register that con-
tains several status and control bits related to the program
memory. All reserved bits must be written with 0 for the mem-
ory to operate properly when writing to this register. Upon re-
set, this register is cleared to zero when the flash memory on
the chip is in the idle state.
The register format is shown below.
7
6
4
3
MERASE
Reserved
PMLFULL
PMER
Flash EEPROM Program Memory page erase.
When set (1) with MERASE bit cleared, a valid
write to the flash EEPROM program memory
erases the entire flash EEPROM program
memory page pointed to by the write address
rather than performing a write to the addressed
memory location.
Program Memory Busy. This bit is automatical-
ly set to 1 when the flash EEPROM program
memory is busy being programmed, and
cleared to 0 at all other times. (The MSTAT.PG-
MBUSY is also set to 1 whenever the PMBUSY
bit is set to 1.)
Program Memory Write-Latch Buffer Full.
When set (1), the double-buffered data register
for program memory write operations is full.
When cleared (0), the double-buffered data
register is not full.
Mass Erase Flash EEPROM Program Memory
Array. When set (1) in ISP or test mode, a valid
write to the flash EEPROM program memory
performs an erase to the whole flash EEPROM
program memory rather than perform a write to
the addressed memory location. However, it is
necessary to enter new values into the
FLERASE and FLEND registers to adjust the
mass erase timing before starting the mass
erase.
PMBUSY
PMLFULL
MERASE
9.1.7
Program Memory Timing Prescaler Register
(FLPSLR)
The FLPSLR register is a byte-wide, read/write register that
selects the prescaler divider ratio for the flash EEPROM pro-
gram memory programming clock. Before you program or
erase the program memory for the first time, you should pro-
gram the FLPSLR register with the proper prescaler value,
an 8-bit value called FTDIV. The device divides the system
clock by (FTDIV+1) to produce the program memory pro-
gramming clock.
You should choose a value of FTDIV to produce a clock of the
highest possible frequency that is equal to or just less than
200 kHz. For example, if the system clock frequency is 12.5
MHz, use the value 3E hex (62 decimal) for FTDIV, because
12.5 MHz / (62+1) = 198.4 kHz. Do not modify this register
while a flash EEPROM program or erase operation is in
progress.
Upon reset, this register is programmed by default with the
value 63 hex (99 decimal), which is an appropriate setting for
a 20 MHz system clock.
9.1.8
The FLSTART register is a byte-wide read/write register that
controls the program and erase start delay time. This value is
loaded into the lower 8 bits of the flash timing counter, and at
the same time, 00
2
is loaded into the upper 2 bits. Before you
program or erase the program memory for the first time, pro-
gram the FLSTART register with the proper prescaler value,
FTSTART. The flash timing counter generates a delay of
(FTSTART + 1) prescaler output clocks. The default value
provides a delay time of 10
ms
when the prescaler output
clock is 200kHz. Do not modify this register while a program
or erase operation is in progress.
Upon reset, this register resets to 01
16
when the flash mem-
ory on the chip is in an idle state.
Program Memory Start Time Reload (FLSTART)
9.1.9
Program Memory Transition Time Reload
Register (FLTRAN)
The FLTRAN register is a byte-wide read/write register that
controls some program/erase transition times. This value is
loaded into the lower 8 bits of the flash timing counter, and at
the same time, 00
2
is loaded into the upper 2 bits. Before you
program or erase the program memory for the first time, you
should program the FLTRAM register with the proper pres-
caler value, FTTRAN. The flash timing counter generates a
delay of (FTTRAN + 1) prescaler output clocks. The default
value provides a delay time of 5ms when the prescaler output
clock is 200kHz. Do not modify this register while a program
or erase operation is in progress.
Upon reset, this register resets to 00
16
when the flash mem-
ory on the chip is in an idle state.
9.1.10
Program Memory Programming Time Reload
Register (FLPROG)
The FLPROG register is a byte-wide read/write register that
controls the programming pulse width. This value is loaded
into the lower 8 bits of the flash timing counter, and at the
same time, 00
2
is loaded into the upper 2 bits. Before you
program or erase the program memory for the first time, pro-
gram the FLPROG register with the proper prescaler value,
FTPROG. The flash timing counter generates a programming
pulse width of (FTPROG + 1) prescaler output clocks. The
default value provides a delay time of 30ms when the pres-
caler output clock is 200kHz.
Do not modify this register while program/erase operation is
in progress.
Upon reset, this register resets to 05
16
when the flash mem-
ory on the chip is in idle state.
2
1
0
PMBUSY
PMER
Reserved
相關PDF資料
PDF描述
CR16HCS9VJE8Y Microcontroller
CR16HCT5
CR16HCT5VJE7Y Microcontroller
CR16HCT5VJE8Y Microcontroller
CR16HCT5VJE9Y Microcontroller
相關代理商/技術參數
參數描述
CR16HCS9VJE8 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Family of 16-bit CAN-enabled CompactRISC Microcontrollers
CR16HCS9VJE8Y 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microcontroller
CR16HCS9VJE9 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Family of 16-bit CAN-enabled CompactRISC Microcontrollers
CR16HCS9VJI0 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Family of 16-bit CAN-enabled CompactRISC Microcontrollers
CR16HCS9VJI1 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Family of 16-bit CAN-enabled CompactRISC Microcontrollers