- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10955 > CS4207-CNZ (Cirrus Logic Inc)IC CODEC AUD HDPN AMP COMM 48QFN PDF資料下載
參數(shù)資料
| 型號(hào)： | CS4207-CNZ |
| 廠商： | Cirrus Logic Inc |
| 文件頁(yè)數(shù)： | 22/77頁(yè) |
| 文件大小： | 0K |
| 描述： | IC CODEC AUD HDPN AMP COMM 48QFN |
| 標(biāo)準(zhǔn)包裝： | 429 |
| 類型： | 音頻編解碼器 |
| 數(shù)據(jù)接口： | 串行 |
| 分辨率（位）： | 24 b |
| ADC / DAC 數(shù)量： | 2 / 3 |
| 三角積分調(diào)變： | 是 |
| 動(dòng)態(tài)范圍，標(biāo)準(zhǔn) ADC / DAC (db)： | 105 / 110 |
| 電壓 - 電源，模擬： | 2.97 V ~ 5.25 V |
| 電壓 - 電源，數(shù)字： | 2.97 V ~ 5.25 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-QFN |
| 供應(yīng)商設(shè)備封裝： | 48-QFN-EP（6x6） |
| 包裝： | 托盤 |
| 其它名稱： | 598-1796 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)當(dāng)前第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)
DS880F4
29
CS4207
4.7
Register Settings Across Resets
The CS4207 will perform a complete Power On Reset (POR) initialization if the voltage is cycled from off to
on from the VD pin of the device. All registers will be initialized to the default state. For device behavior due
to other system reset conditions or power state transitions events, see the table below.
Setting
Action with
Link Reset
Action with
“Double”Function
Group reset
Action with
“Single” Function
Group reset
Action across
D0/D3 state
transitions or link
BITCLK stopped
Unique codec physi-
cal address (SDI)
Requires codec initial-
ization sequence to
acquire new unique
address.
Persist across
“Double” FG reset.
Persist across
“Single” FG reset.
Persist across Dx
state transitions or
BITCLK stopped.
Converter Format;
Type, Base, Mult,
Div, Bits Chan fields
(verb ID = A00/2xx)
Persist across Link
Reset.
Settings are reset to
POR default value.
PS-SettingsReset set
to ‘1’b.
Persist across
“Single” FG reset.
Persist across Dx
state transitions or
BITCLK stopped.
Amplifier Gain/Mute
(verb ID = Bxx/3xx)
Index, Mute and Gain
settings persist across
Link Reset.
Settings are reset to
POR default value.
PS-SettingsReset set
to ‘1’b.
Index, Mute and Gain
settings persist across
“Single” FG reset.
Index, Mute and Gain
settings persist across
Dx state transitions or
BITCLK stopped.
Connection Select
Control
(verb ID = F01/701)
Persist across Link
Reset.
Settings are reset to
POR default value.
PS-SettingsReset set
to ‘1’b.
Persist across
“Single” FG reset.
Persist across Dx
state transitions or
BITCLK stopped.
Power States for the
function group and
individual widgets
(verb ID = F05/705)
Power State persist
across Link Reset.
Power State persist
across “Double” FG
reset.
Power State persist
across “Single” FG
reset.
Persist across BIT-
CLK stopped. PS-Act
and PS-Set will be
updated to the cur-
rent power state
across Dx state transi-
tions.
Converter Stream &
Channel settings
e.g. Stream number
and lowest Channel
number
(verb ID = F06/706)
Reset to default by
Link reset and does
not set PS-Setting-
sReset to ‘1’b.
Reset to default by
“Double” FG reset and
does not set PS-Set-
tingsReset to ‘1’b.
Reset to default by
“Single” FG reset and
does not set PS-Set-
tingsReset to ‘1’b.
Reset to default
across Dx state transi-
tions and does not set
PS-SettingsReset to
‘1’b.
Pin Widget Controls;
In/Out Enables, Vref
(verb ID = F07/707)
Persist across Link
Reset.
Settings are reset to
POR default value.
PS-SettingsReset set
to ‘1’b.
Persist across
“Single” FG reset.
Persist across Dx
state transitions or
BITCLK stopped.
Unsolicited
Response control;
Enable and Tag
(verb ID = F08/708)
Persist across Link
Reset.
Settings are reset to
POR default value.
PS-SettingsReset set
to ‘1’b.
Persist across
“Single” FG reset.
Persist across Dx
state transitions or
BITCLK stopped.
Table 1. Register Settings Across Reset Conditions
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-B40-IW-B1 | CONVERTER MOD DC/DC 5V 100W |
| VE-B1X-IW-B1 | CONVERTER MOD DC/DC 5.2V 100W |
| VE-B10-IX-B1 | CONVERTER MOD DC/DC 5V 75W |
| VE-B10-IW-B1 | CONVERTER MOD DC/DC 5V 100W |
| VE-B0J-IX-B1 | CONVERTER MOD DC/DC 36V 75W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CS4207-CNZ/C1 | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:Low-power, 4-in / 6-out HD Audio CODEC with Headphone Amp |
| CS4207-CNZR | 功能描述:接口—CODEC IC Lo Pwr,4/6 HD Aud Codec w/HP Amp RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| CS4207-CNZR/C1 | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:Low-power, 4-in / 6-out HD Audio CODEC with Headphone Amp |
| CS4207-DNZ | 功能描述:接口—CODEC IC Lo Pwr,4/6 HD Aud Codec w/HP Amp RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| CS4207-DNZR | 功能描述:接口—CODEC IC Lo Pwr,4/6 HD Aud Codec w/HP Amp RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。
