- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10955 > CS4207-CNZ (Cirrus Logic Inc)IC CODEC AUD HDPN AMP COMM 48QFN PDF資料下載
參數(shù)資料
| 型號(hào)： | CS4207-CNZ |
| 廠商： | Cirrus Logic Inc |
| 文件頁(yè)數(shù)： | 26/77頁(yè) |
| 文件大小： | 0K |
| 描述： | IC CODEC AUD HDPN AMP COMM 48QFN |
| 標(biāo)準(zhǔn)包裝： | 429 |
| 類型： | 音頻編解碼器 |
| 數(shù)據(jù)接口： | 串行 |
| 分辨率（位）： | 24 b |
| ADC / DAC 數(shù)量： | 2 / 3 |
| 三角積分調(diào)變： | 是 |
| 動(dòng)態(tài)范圍，標(biāo)準(zhǔn) ADC / DAC (db)： | 105 / 110 |
| 電壓 - 電源，模擬： | 2.97 V ~ 5.25 V |
| 電壓 - 電源，數(shù)字： | 2.97 V ~ 5.25 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-QFN |
| 供應(yīng)商設(shè)備封裝： | 48-QFN-EP（6x6） |
| 包裝： | 托盤 |
| 其它名稱： | 598-1796 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)當(dāng)前第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)
32
DS880F4
CS4207
If the codec has detected that the link is entering a Link Reset state (see description below), all Unsolicited
Response requests will be buffered. Once the link is in the Link Reset state, with RESET# asserted low,
the codec will request a power state change and initialization request. Following the codec initialization
cycle where a unique address is provided to the CS4207, the codec will then wait for the first verb to be
received before issuing the Unsolicited Response to prevent the response from being lost due to software
transition to active power state.
The Link Reset entry sequence is defined as follows:
1.
The HD Audio Bus controller synchronously completes the current frame but does not signal Frame
Sync (SYNC) during the last eight SDO bit times.
2.
The HD Audio Bus controller synchronously asserts RESET# four (or more) BITCLK cycles after the
completion of the current frame.
3.
BITCLK is stopped a minimum of four clocks, four rising edges, after the assertion of RESET#.
In the event of a system bus (PCI Bus) reset, the above sequence does not complete, and RESET# is
asynchronously asserted immediately and unconditionally.
When the codec returns to D0 from the D3 lower power state, the state of the presence detection bits will
be correct. If the codec power has been removed, the state of the presence detection bits will be reset to
the default value and the codec
WILL NOT report this by setting the PS-SettingsReset bit for the affected
Pin Widget(s). (HDA015-B, March 1, 2007 says that the PS-SettingsReset bit will be set for the affected
Pin widget).
5.1.2
S/PDIF Receiver Presence Detect
The presence detect scheme for the S/PDIF Receiver will use the logic state transition of the “LOCK” or
“UNLOCK” indicator for the incoming digital stream. The “LOCK” and “UNLOCK” indicators are sticky bits
(edge-triggered) which indicate the current state of the receiver. These bits are located in the Vendor Pro-
cessing Widget, see “S/PDIF RX/TX Interface Status (CIR = 0000h)” on p 129. When the S/PDIF Receiver
Input Converter Widget is “enabled” and the “LOCK” indicator is a “1”, then the Presence Detect bit in the
Pin Sense register will be set to ‘1’. The S/PDIF IN Converter Widget (NID=07h) and the S/PDIF Receiver
pin widget (NID=0Fh) must be in the D0 state to support presence detect using this method described.
With an incoming valid S/PDIF signal applied to the SPDIF_IN pin, the “LOCK” status will be valid approx-
imately 200 S/PDIF frames following the receiver being enabled.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-B40-IW-B1 | CONVERTER MOD DC/DC 5V 100W |
| VE-B1X-IW-B1 | CONVERTER MOD DC/DC 5.2V 100W |
| VE-B10-IX-B1 | CONVERTER MOD DC/DC 5V 75W |
| VE-B10-IW-B1 | CONVERTER MOD DC/DC 5V 100W |
| VE-B0J-IX-B1 | CONVERTER MOD DC/DC 36V 75W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CS4207-CNZ/C1 | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:Low-power, 4-in / 6-out HD Audio CODEC with Headphone Amp |
| CS4207-CNZR | 功能描述:接口—CODEC IC Lo Pwr,4/6 HD Aud Codec w/HP Amp RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| CS4207-CNZR/C1 | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:Low-power, 4-in / 6-out HD Audio CODEC with Headphone Amp |
| CS4207-DNZ | 功能描述:接口—CODEC IC Lo Pwr,4/6 HD Aud Codec w/HP Amp RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
| CS4207-DNZR | 功能描述:接口—CODEC IC Lo Pwr,4/6 HD Aud Codec w/HP Amp RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。
