PS-Set
鍙冩暩(sh霉)璩囨枡
鍨嬭櫉(h脿o)锛� CS4207-CNZ
寤犲晢锛� Cirrus Logic Inc
鏂囦欢闋佹暩(sh霉)锛� 63/77闋�
鏂囦欢澶�?銆�?/td> 0K
鎻忚堪锛� IC CODEC AUD HDPN AMP COMM 48QFN
妯�(bi膩o)婧�(zh菙n)鍖呰锛� 429
椤炲瀷锛� 闊抽牷绶ㄨВ纰煎櫒
鏁�(sh霉)鎿�(j霉)鎺ュ彛锛� 涓茶
鍒嗚鲸鐜囷紙浣嶏級锛� 24 b
ADC / DAC 鏁�(sh霉)閲忥細 2 / 3
涓夎绌嶅垎瑾�(di脿o)璁婏細 鏄�
鍕�(d貌ng)鎱�(t脿i)鑼冨湇锛屾(bi膩o)婧�(zh菙n) ADC / DAC (db)锛� 105 / 110
闆诲 - 闆绘簮锛屾ā鎿細 2.97 V ~ 5.25 V
闆诲 - 闆绘簮锛屾暩(sh霉)瀛楋細 2.97 V ~ 5.25 V
宸ヤ綔婧害锛� -40°C ~ 85°C
瀹夎椤炲瀷锛� 琛ㄩ潰璨艰
灏佽/澶栨锛� 48-QFN
渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁濓細 48-QFN-EP锛�6x6锛�
鍖呰锛� 鎵樼洡
鍏跺畠鍚嶇ū锛� 598-1796
66
DS880F4
CS4207
6.6.7
Power States
Get Parameter Command Format:
Set Parameter Command Format:
Response Format:
PS-Set is a PowerState field which defines the current power setting of the referenced node. Since this
node is of type other than an Audio Function Group node, the actual power state is a function of both this
setting and the PowerState setting of the Audio Function Group node under which this node was enumer-
ated (is controlled).
PS-Act is a PowerState field which indicates the actual power state of this node. Within the Audio Func-
tion Group node, this field will always be equal to the PS-Set field (modulo the time required to execute a
power state transition). Within this type of node, this field will be the lower power consuming state of either
a) the PS-Set field of the currently referenced node or b) the PS-Set field of the Audio Function Group
node under which the currently referenced node was enumerated (is controlled).
Bits [31:28]
Bits [27:20]
Bits [19:8]
Bits [7:0]
CAd = X
Node ID = 07h
Verb ID = F05h
Payload = 00h
Bits [31:28]
Bits [27:20]
Bits [19:8]
Bits [7:0]
CAd = X
Node ID = 07h
Verb ID = 705h
Payload = xxh
Bits
Type
Default
Description
31:11
Read Only
00000h
Reserved
10
Read Only
1b
Power State Settings Reset (PS-SettingsRe-
set): This bit is set to 鈥�1鈥檅 when, during any type
of reset or low power state transition, the settings
within this widget that were changed from the
defaults, either by software or hardware, have
been reset back to their default state. When
these settings have not been reset, this is
reported as 鈥�0鈥檅. This bit is always a 鈥�1鈥檅 follow-
ing a POR condition. For more information, see
9
Read Only
0b
Reserved
8
Read Only
0b
Power State Error (PS-Error): This bit is not
supported and will always return 鈥�0鈥檅 when read.
7:4
Read Only
0011b
Power State Actual (PS-Act): This field indi-
cates the actual power state of the referenced
node. The default state is D3.
3:0
Read/Write
0011b
Power State Set (PS-Set): Writes to these bits
set the Audio Function Group to the Power State
as described below:
PSS = 鈥�0000鈥檅; D0 - Fully on.
PSS = 鈥�0001鈥檅; D1 - Not Supported
PSS = 鈥�0010鈥檅; D2 - Not Supported
PSS = 鈥�0011鈥檅; D3 - Allows for lowest possible
power consumption under software control. See
more information.
PSS = 鈥�0100鈥檅; D4 - Not Supported
鐩搁棞(gu膩n)PDF璩囨枡
PDF鎻忚堪
VE-B40-IW-B1 CONVERTER MOD DC/DC 5V 100W
VE-B1X-IW-B1 CONVERTER MOD DC/DC 5.2V 100W
VE-B10-IX-B1 CONVERTER MOD DC/DC 5V 75W
VE-B10-IW-B1 CONVERTER MOD DC/DC 5V 100W
VE-B0J-IX-B1 CONVERTER MOD DC/DC 36V 75W
鐩搁棞(gu膩n)浠g悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉)
鍙冩暩(sh霉)鎻忚堪
CS4207-CNZ/C1 鍒堕€犲晢:CIRRUS 鍒堕€犲晢鍏ㄧū:Cirrus Logic 鍔熻兘鎻忚堪:Low-power, 4-in / 6-out HD Audio CODEC with Headphone Amp
CS4207-CNZR 鍔熻兘鎻忚堪:鎺ュ彛鈥擟ODEC IC Lo Pwr,4/6 HD Aud Codec w/HP Amp RoHS:鍚� 鍒堕€犲晢:Texas Instruments 椤炲瀷: 鍒嗚鲸鐜�: 杞�(zhu菐n)鎻涢€熺巼:48 kSPs 鎺ュ彛椤炲瀷:I2C ADC 鏁�(sh霉)閲�:2 DAC 鏁�(sh霉)閲�:4 宸ヤ綔闆绘簮闆诲:1.8 V, 2.1 V, 2.3 V to 5.5 V 鏈€澶у伐浣滄韩搴�:+ 85 C 瀹夎棰�(f膿ng)鏍�:SMD/SMT 灏佽 / 绠遍珨:DSBGA-81 灏佽:Reel
CS4207-CNZR/C1 鍒堕€犲晢:CIRRUS 鍒堕€犲晢鍏ㄧū:Cirrus Logic 鍔熻兘鎻忚堪:Low-power, 4-in / 6-out HD Audio CODEC with Headphone Amp
CS4207-DNZ 鍔熻兘鎻忚堪:鎺ュ彛鈥擟ODEC IC Lo Pwr,4/6 HD Aud Codec w/HP Amp RoHS:鍚� 鍒堕€犲晢:Texas Instruments 椤炲瀷: 鍒嗚鲸鐜�: 杞�(zhu菐n)鎻涢€熺巼:48 kSPs 鎺ュ彛椤炲瀷:I2C ADC 鏁�(sh霉)閲�:2 DAC 鏁�(sh霉)閲�:4 宸ヤ綔闆绘簮闆诲:1.8 V, 2.1 V, 2.3 V to 5.5 V 鏈€澶у伐浣滄韩搴�:+ 85 C 瀹夎棰�(f膿ng)鏍�:SMD/SMT 灏佽 / 绠遍珨:DSBGA-81 灏佽:Reel
CS4207-DNZR 鍔熻兘鎻忚堪:鎺ュ彛鈥擟ODEC IC Lo Pwr,4/6 HD Aud Codec w/HP Amp RoHS:鍚� 鍒堕€犲晢:Texas Instruments 椤炲瀷: 鍒嗚鲸鐜�: 杞�(zhu菐n)鎻涢€熺巼:48 kSPs 鎺ュ彛椤炲瀷:I2C ADC 鏁�(sh霉)閲�:2 DAC 鏁�(sh霉)閲�:4 宸ヤ綔闆绘簮闆诲:1.8 V, 2.1 V, 2.3 V to 5.5 V 鏈€澶у伐浣滄韩搴�:+ 85 C 瀹夎棰�(f膿ng)鏍�:SMD/SMT 灏佽 / 绠遍珨:DSBGA-81 灏佽:Reel