參數(shù)資料
型號: CS4207-CNZ
廠商: Cirrus Logic Inc
文件頁數(shù): 75/77頁
文件大小: 0K
描述: IC CODEC AUD HDPN AMP COMM 48QFN
標準包裝: 429
類型: 音頻編解碼器
數(shù)據(jù)接口: 串行
分辨率(位): 24 b
ADC / DAC 數(shù)量: 2 / 3
三角積分調(diào)變:
動態(tài)范圍,標準 ADC / DAC (db): 105 / 110
電壓 - 電源,模擬: 2.97 V ~ 5.25 V
電壓 - 電源,數(shù)字: 2.97 V ~ 5.25 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 48-QFN
供應商設備封裝: 48-QFN-EP(6x6)
包裝: 托盤
其它名稱: 598-1796
DS880F4
77
CS4207
2
Read/Write
0b
VCFG (Validity Config.): Determines S/PDIF
transmitter behavior when data is not being
transmitted. When asserted, this bit forces the
de-assertion of the S/PDIF “Validity” flag, which
is bit 28 transmitted in each S/PDIF subframe.
This bit is only defined for Output Converters and
is defined as Reserved, with a Read Only value
of 0 for Input Converters.
If “V” = 0 and “VCFG”=0, then for each
S/PDIF subframe (Left and Right) bit[28]
“Validity” flag reflects whether or not an
internal codec error has occurred (specifically
whether the S/PDIF interface received and
transmitted a valid sample from the High
Definition Audio Link). If a valid sample (Left
or Right) was received and successfully
transmitted, the “Validity” flag should be 0 for
that subframe. Otherwise, the “Validity” flag
for that subframe should be transmitted as
“1.”
If “V” = 0 and “VCFG” = 1, then for each
S/PDIF subframe (Left and Right), bit[28]
“Validity” flag reflects whether or not an
internal codec transmission error has
occurred. Specifically, an internal codec error
should result in the “Validity” flag being set to
1. In the case where the S/PDIF transmitter is
not receiving a sample or does not receive a
valid sample from the High Definition Audio
Controller (Left or Right), the S/PDIF
transmitter should set the S/PDIF “Validity”
flag to 0 and pad each of the S/PDIF “Audio
Sample Word” in question with 0’s for the
subframe in question. If a valid sample (Left
or Right) was received and successfully
transmitted, the “Validity” flag should be 0 for
that subframe.
If “V” = 1 and “VCFG” = 0, then each S/PDIF
subframe (Left and Right) should have bit[28]
“Validity” flag = 1. This tags all S/PDIF
subframes as invalid.
“V” = 1 and “VCFG” = 1 state is reserved for
future use.
Default state, coming out of reset, for “V” and
“VCFG” should be 0 and 0 respectively.
1
Read/Write
0b
V (Validity): This bit affects the “Validity flag,”
bit[28] transmitted in each subframe, and
enables the S/PDIF transmitter to maintain con-
nection during error or mute conditions. The
behavior of the S/PDIF transmitter with respect
to this bit depends on the value of the “VCFG”
bit.
0
Read/Write
0b
DigEn (Digital Enable): Enables or disables digi-
tal transmission. A 1 indicates that the digital
data can pass through the node. A 0 indicates
that the digital data is blocked from passing
through the node, regardless of the state.
Bits
Type
Default
Description
相關PDF資料
PDF描述
VE-B40-IW-B1 CONVERTER MOD DC/DC 5V 100W
VE-B1X-IW-B1 CONVERTER MOD DC/DC 5.2V 100W
VE-B10-IX-B1 CONVERTER MOD DC/DC 5V 75W
VE-B10-IW-B1 CONVERTER MOD DC/DC 5V 100W
VE-B0J-IX-B1 CONVERTER MOD DC/DC 36V 75W
相關代理商/技術參數(shù)
參數(shù)描述
CS4207-CNZ/C1 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:Low-power, 4-in / 6-out HD Audio CODEC with Headphone Amp
CS4207-CNZR 功能描述:接口—CODEC IC Lo Pwr,4/6 HD Aud Codec w/HP Amp RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel
CS4207-CNZR/C1 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:Low-power, 4-in / 6-out HD Audio CODEC with Headphone Amp
CS4207-DNZ 功能描述:接口—CODEC IC Lo Pwr,4/6 HD Aud Codec w/HP Amp RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel
CS4207-DNZR 功能描述:接口—CODEC IC Lo Pwr,4/6 HD Aud Codec w/HP Amp RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel