- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378989 > CXK77B3640AGB (Sony Corporation) 4Mb Late Write HSTL High Speed Synchronous SRAM(128K x 36Bit)(4M位、寫延遲、高速邏輯收發(fā)（HSTL）、高速同步靜態(tài)RAM (128K x 36位)) PDF資料下載
參數(shù)資料
| 型號： | CXK77B3640AGB |
| 廠商： | Sony Corporation |
| 英文描述： | 4Mb Late Write HSTL High Speed Synchronous SRAM(128K x 36Bit)(4M位、寫延遲、高速邏輯收發(fā)（HSTL）、高速同步靜態(tài)RAM (128K x 36位)) |
| 中文描述： | 4Mb的后寫入HSTL高速同步SRAM（128K的x 36Bit）（4分位，寫延遲，高速邏輯收發(fā)（HSTL），高速同步靜態(tài)隨機存儲器（128K的× 36位）） |
| 文件頁數(shù)： | 8/33頁 |
| 文件大小： | 284K |
| 代理商： | CXK77B3640AGB |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁
4Mb, Sync LW, HSTL, rev 1.5
8 / 33
July 23, 1998
SONY
CXK77B3640AGB / CXK77B1840AGB
Preliminary
Write Operations
These devices follow a Late Write protocol, where, during a write operation, data is provided to the
SRAM one clock cycle after the address and control signals, eliminating the need for one of the bus-
turnaround cycles required when changing from a read to a write operation. The Late Write function is
controlled internally by using a dedicated one-deep write buffer to store the address and data signals as-
sociated with the current write operation. The buffered data is not actually written to the memory array
until the next write operation is initiated.
When a write operation is initiated, all address and control signals (except G and ZZ) are latched into
input registers on the rising edge of K clock. Also at this time, any valid data currently stored in the one-
deep write buffer (associated with the previous write operation) is written to the memory array. On the
subsequent rising edge of K clock, the data and address signals for the current write operation are stored
in the write buffer. This write pipeline mechanism allows write operations to be initiated consecutively,
with no dead cycles between them.
Note: In order to maintain coherency, if a read operation is initiated to the same address as that of the
last write operation (i.e. to the address of the write operation currently stored in the write buffer), read
data is provided from the write buffer instead of the memory array. If only some of the bytes of data in
the write buffer are valid, those bytes of data that are valid are provided from the write buffer, and those
bytes of data that are invalid are provided from the memory array.
Sleep (Power Down) Mode
Sleep (power down) mode is provided through the asynchronous input signal ZZ. When ZZ is asserted
(high), the output drivers will go to a Hi-Z state, and the SRAM will begin to draw standby current. Con-
tents of the memory array will be preserved. An enable time (t
ZZE
) must be met before the SRAM is
guaranteed to be in sleep mode, and a recovery time (t
ZZR
) must be met before the SRAM can resume
normal operation.
Power-Up Sequence
Power supplies must power up in the following sequence: V
SS
, V
DD
, V
DDQ
, V
REF
, and Inputs.
V
DDQ
must never exceed V
DD
.
Programmable Impedance Output Drivers
These devices have programmable impedance output drivers. The output impedance is controlled by an
external resistor, RQ, connected between the SRAM’s ZQ pin and V
SS
, and is equal to one-fifth the value
of this resistor. For output impedance matching within a
±
7.5% tolerance, RQ must be in the range of
100
to 200
. For maximum output drive, the ZQ pin can be connected directly to V
SS
. For minimum
output drive, the ZQ pin can be left open or connected to V
DDQ
. The output impedance is updated when-
ever the output drivers are in a Hi-Z state. At power up, 8192 clock cycles followed by a write or deselect
operation are required to ensure that the output impedance has reached its desired value. After power up,
periodic updates of the output impedance, via a write or deselect operation, are also required to ensure
that the output impedance remains within a
±
7.5% tolerance.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CXK77B1840AGB | 4Mb Late Write HSTL High Speed Synchronous SRAM(256K x 18Bit)(4M位、寫延遲、高速邏輯收發(fā)（HSTL）、高速同步靜態(tài)RAM (256K x 18位)) |
| CXK77B3641GB | 4Mb Late Write LVTTL High Speed Synchronous SRAM (128K x 36Bit)(4M位、寫延遲、LVTTL高速同步靜態(tài)RAM (128K x 36位)) |
| CXK77V3211Q-12 | Hook-Up Wire; Conductor Size AWG:24; No. Strands x Strand Size:7 x 32; Jacket Color:White/Red; Cable/Wire MIL SPEC:MIL-W-16878/1 Type B; Conductor Material:Copper; Jacket Material:Polyvinylchloride (PVC) RoHS Compliant: Yes |
| CXK77V3211Q-14 | Hook-Up Wire; Conductor Size AWG:24; No. Strands x Strand Size:7 x 32; Jacket Color:White/Red; Cable/Wire MIL SPEC:MIL-W-16878/1 Type B; Conductor Material:Copper; Conductor Plating:Tin; Jacket Material:Polyvinylchloride (PVC) RoHS Compliant: Yes |
| CXK77V3211Q | 32768-word by 32-bit High Speed Synchronous Static RAM(32768字 × 32位高速同步靜態(tài)RAM) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CXK77B3640GB-45 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x36 Fast Synchronous SRAM |
| CXK77B3640GB-4A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x36 Fast Synchronous SRAM |
| CXK77B3641GB-5 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x36 Fast Synchronous SRAM |
| CXK77B3641GB-6 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x36 Fast Synchronous SRAM |
| CXK77K18R320GB | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:32Mb LW R-R HSTL High Speed Synchronous SRAM (2Mb x 18) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。