參數(shù)資料
型號: CY39200V208-181NTXC
廠商: CYPRESS SEMICONDUCTOR CORP
元件分類: PLD
英文描述: LOADABLE PLD, 8.5 ns, PQFP208
封裝: 28 X 28 MM, 0.50 MM PITCH, LEAD FREE, PLASTIC, EQFP-208
文件頁數(shù): 24/86頁
文件大?。?/td> 2802K
代理商: CY39200V208-181NTXC
Delta39K ISR
CPLD Family
Document #: 38-03039 Rev. *I
Page 30 of 86
Channel Memory Internal Clocking
Channel Memory Internal Clocking 2
Switching Waveforms (continued)
CLOCK
INPUT CLOCK
OUTPUT CLOCK
tCHMMACS1
tMACCHMS2
tCHMMACS2
tMACCHMS1
MACROCELL INPUT
CHANNEL MEMORY
MACROCELL INPUT
CLOCK
FIFO READ
CLOCK
FIFO WRITE
CLOCK
FIFO READ OR
WRITE CLOCK
tCHMMACS
tCHMMACF
tMACCHMS
相關(guān)PDF資料
PDF描述
CY39200V208-83NTXC LOADABLE PLD, 15 ns, PQFP208
CY54FCT2240ATLM FCT SERIES, DUAL 4-BIT DRIVER, INVERTED OUTPUT, CQCC20
CY54FCT257TDMB FCT SERIES, QUAD 2 LINE TO 1 LINE MULTIPLEXER, TRUE OUTPUT, CDIP16
CY62126DV30L-55ZSE 64K X 16 STANDARD SRAM, 55 ns, PDSO44
CY62126DV30LL-70ZIT 64K X 16 STANDARD SRAM, 70 ns, PDSO44
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY39200V208-200BBC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39200V208-200BBI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39200V208-200BGC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39200V208-200BGI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39200V208-200MBC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities