參數(shù)資料
型號: CY39200V208-181NTXC
廠商: CYPRESS SEMICONDUCTOR CORP
元件分類: PLD
英文描述: LOADABLE PLD, 8.5 ns, PQFP208
封裝: 28 X 28 MM, 0.50 MM PITCH, LEAD FREE, PLASTIC, EQFP-208
文件頁數(shù): 64/86頁
文件大?。?/td> 2802K
代理商: CY39200V208-181NTXC
Delta39K ISR
CPLD Family
Document #: 38-03039 Rev. *I
Page 67 of 86
D7
IO7
D8
IO7
D9
IO/VREF7
D10
NC
IO/VREF7
D11
IO6/Lock
D12
IO6
D13
IO/VREF6
D14
IO/VREF6
D15
IO6
D16
NC
IO6
D17
NC
IO6
D18
IO6
D19
GND
D20
NC
IO5
D21
VCCIO5
D22
NC
IO/VREF5
E1
NC
IO0
E2
NC
IO0
E3
NC
IO0
E4
IO0
E5
GND
E6
IO7
E7
IO7
E8
IO7
E9
VCCIO7
E10
VCC
E11
IO/VREF7
E12
NC
IO/VREF6
E13
VCCPLL
E14
VCCIO6
E15
NC
IO6
E16
NC
IO6
E17
NC
IO6
E18
GND
E19
TDO
E20
NC
IO5
E21
NC
IO5
E22
NC
IO5
F1
NC
IO0
F2
NC
IO0
F3
IO0
F4
IO0
F5
IO0
F6
GND
Table 14. 484 FBGA Pin Table (continued)
Pin
CY39050
CY39100
CY39200
相關(guān)PDF資料
PDF描述
CY39200V208-83NTXC LOADABLE PLD, 15 ns, PQFP208
CY54FCT2240ATLM FCT SERIES, DUAL 4-BIT DRIVER, INVERTED OUTPUT, CQCC20
CY54FCT257TDMB FCT SERIES, QUAD 2 LINE TO 1 LINE MULTIPLEXER, TRUE OUTPUT, CDIP16
CY62126DV30L-55ZSE 64K X 16 STANDARD SRAM, 55 ns, PDSO44
CY62126DV30LL-70ZIT 64K X 16 STANDARD SRAM, 70 ns, PDSO44
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY39200V208-200BBC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39200V208-200BBI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39200V208-200BGC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39200V208-200BGI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39200V208-200MBC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities