參數(shù)資料
型號: CY39200V208-181NTXC
廠商: CYPRESS SEMICONDUCTOR CORP
元件分類: PLD
英文描述: LOADABLE PLD, 8.5 ns, PQFP208
封裝: 28 X 28 MM, 0.50 MM PITCH, LEAD FREE, PLASTIC, EQFP-208
文件頁數(shù): 49/86頁
文件大?。?/td> 2802K
代理商: CY39200V208-181NTXC
Delta39K ISR
CPLD Family
Document #: 38-03039 Rev. *I
Page 53 of 86
E3
IO0
E4
GCTL0
E23
GCLK1
E24
IO5
E25
TDI
E26
TDO
F1
NC
IO0
F2
NC
IO0
F3
NC
IO0
F4
IO0
F23
NC
IO5
F24
IO5
F25
IO5
F26
IO5
G1
IO0
G2
IO0
G3
IO/VREF0
G4
GCLK0
G23
GCTL1
G24
IO/VREF5
G25
IO5
G26
IO5
H1
IO0
H2
NC
IO0
H3
NC
IO0
H4
VCCIO0
H23
VCCJTAG
H24
IO5
H25
IO5
H26
IO5
J1
NC
IO0
J2
NC
IO/VREF0
J3
NC
IO0
J4
VCCIO0
J23
VCCIO5
J24
NC
IO/VREF5
J25
IO5
J26
IO5
K1
NC
IO0
K2
NC
IO0
K3
NC
IO0
K4
VCC
K23
VCCIO5
K24
IO5
Table 12. 388 BGA Pin Table (continued)
Pin
CY39050
CY39100
CY39200
相關(guān)PDF資料
PDF描述
CY39200V208-83NTXC LOADABLE PLD, 15 ns, PQFP208
CY54FCT2240ATLM FCT SERIES, DUAL 4-BIT DRIVER, INVERTED OUTPUT, CQCC20
CY54FCT257TDMB FCT SERIES, QUAD 2 LINE TO 1 LINE MULTIPLEXER, TRUE OUTPUT, CDIP16
CY62126DV30L-55ZSE 64K X 16 STANDARD SRAM, 55 ns, PDSO44
CY62126DV30LL-70ZIT 64K X 16 STANDARD SRAM, 70 ns, PDSO44
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY39200V208-200BBC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39200V208-200BBI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39200V208-200BGC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39200V208-200BGI 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities
CY39200V208-200MBC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:CPLDs at FPGA Densities