- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄170346 > CY7C1425BV18-200BZXC (CYPRESS SEMICONDUCTOR CORP) 4M X 9 QDR SRAM, 0.45 ns, PBGA165 PDF資料下載
參數(shù)資料
| 型號： | CY7C1425BV18-200BZXC |
| 廠商： | CYPRESS SEMICONDUCTOR CORP |
| 元件分類： | SRAM |
| 英文描述： | 4M X 9 QDR SRAM, 0.45 ns, PBGA165 |
| 封裝： | 15 X 17 MM, 1.40 MM HEIGHT, LEAD FREE, MO-216, FBGA-165 |
| 文件頁數(shù)： | 25/28頁 |
| 文件大?。?/td> | 666K |
| 代理商： | CY7C1425BV18-200BZXC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當前第25頁第26頁第27頁第28頁
CY7C1410BV18, CY7C1425BV18
CY7C1412BV18, CY7C1414BV18
Document #: 001-07036 Rev. *D
Page 6 of 28
Pin Definitions
Pin Name
IO
Pin Description
D[x:0]
Input-
Synchronous
Data Input Signals. Sampled on the rising edge of K and K clocks during valid write operations.
CY7C1410BV18 - D[7:0]
CY7C1425BV18 - D[8:0]
CY7C1412BV18 - D[17:0]
CY7C1414BV18 - D[35:0]
WPS
Input-
Synchronous
Write Port Select
Active LOW. Sampled on the rising edge of the K clock. When asserted active, a
write operation is initiated. Deasserting deselects the write port. Deselecting the write port ignores D[x:0].
NWS0,
NWS1
Nibble Write Select 0, 1
Active LOW (CY7C1410BV18 Only). Sampled on the rising edge of the K
and K clocks during Write operations. Used to select which nibble is written into the device during the
current portion of the Write operations.Nibbles not written remain unaltered. NWS0 controls D[3:0] and
NWS1 controls D[7:4].
All Nibble Write Selects are sampled on the same edge as the data. Deselecting a Nibble Write Select
ignores the corresponding nibble of data and it is not written into the device.
BWS0,
BWS1,
BWS2,
BWS3
Input-
Synchronous
Byte Write Select 0, 1, 2 and 3
Active LOW. Sampled on the rising edge of the K and K clocks during
write operations. Used to select which byte is written into the device during the current portion of the write
operations. Bytes not written remain unaltered.
CY7C1425BV18
BWS
0 controls D[8:0]
CY7C1412BV18
BWS
0 controls D[8:0], BWS1 controls D[17:9].
CY7C1414BV18
BWS
0 controls D[8:0], BWS1 controls D[17:9],BWS2 controls D[26:18] and BWS3 controls
D[35:27].
All the Byte Write Selects are sampled on the same edge as the data. Deselecting a Byte Write Select
ignores the corresponding byte of data and it is not written into the device.
A
Input-
Synchronous
Address Inputs. Sampled on the rising edge of the K (Read address) and K (Write address) clocks during
active read and write operations. These address inputs are multiplexed for both read and write operations.
Internally, the device is organized as 4M x 8 (2 arrays each of 2M x 8) for CY7C1410BV18, 4M x 9 (2
arrays each of 2M x 9) for CY7C1425BV18, 2M x 18 (2 arrays each of 1M x 18) for CY7C1412BV18 and
1M x 36 (2 arrays each of 512K x 36) for CY7C1414BV18. Therefore, only 21 address inputs are needed
to access the entire memory array of CY7C1410BV18 and CY7C1425BV18, 20 address inputs for
CY7C1412BV18 and 19 address inputs for CY7C1414BV18. These inputs are ignored when the appro-
priate port is deselected.
Q[x:0]
Outputs-
Synchronous
Data Output Signals. These pins drive out the requested data during a read operation. Valid data is
driven out on the rising edge of both the C and C clocks during read operations, or K and K when in single
clock mode. When the read port is deselected, Q[x:0] are automatically tri-stated.
CY7C1410BV18
Q
[7:0]
CY7C1425BV18
Q
[8:0]
CY7C1412BV18
Q
[17:0]
CY7C1414BV18
Q
[35:0]
RPS
Input-
Synchronous
Read Port Select
Active LOW. Sampled on the rising edge of positive input clock (K). When active, a
read operation is initiated. Deasserting deselects the read port. When deselected, the pending access is
allowed to complete and the output drivers are automatically tri-stated following the next rising edge of
the C clock. Each read access consists of a burst of two sequential transfers.
C
Input Clock
Positive Input Clock for Output data. C is used in conjunction with C to clock out the read data from
the device. C and C can be used together to deskew the flight times of various devices on the board back
to the controller. See Application Example on page 9 for further details.
C
Input Clock
Negative Input Clock for Output data. C is used in conjunction with C to clock out the read data from
the device. C and C can be used together to deskew the flight times of various devices on the board back
to the controller. See Application Example on page 9 for further details.
K
Input Clock
Positive Input Clock Input. The rising edge of K is used to capture synchronous inputs to the device
and to drive out data through Q[x:0] when in single clock mode. All accesses are initiated on the rising
edge of K.
K
Input Clock
Negative Input Clock Input. K is used to capture synchronous inputs being presented to the device and
to drive out data through Q[x:0] when in single clock mode.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY7C1442AV25-200BZC | 2M X 18 CACHE SRAM, 3.2 ns, PBGA165 |
| CY7C1561KV18-500BZI | 8M X 8 QDR SRAM, 0.33 ns, PBGA165 |
| CY7C172A-25VC | 4K X 4 STANDARD SRAM, 25 ns, PDSO24 |
| CY7C188-35VC | 32K X 9 STANDARD SRAM, 35 ns, PDSO32 |
| CY7C292A-25DI | 2K X 8 OTPROM, 25 ns, CDIP24 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY7C1425JV18-250BZC | 功能描述:靜態(tài)隨機存取存儲器 4Mx9 QDR-II Burst 2 靜態(tài)隨機存取存儲器 RoHS:否 制造商:Cypress Semiconductor 存儲容量:16 Mbit 組織:1 M x 16 訪問時間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
| CY7C1425JV18-250BZI | 功能描述:靜態(tài)隨機存取存儲器 4Mx9 1.8V QDR-II BURST 2 靜態(tài)隨機存取存儲器 RoHS:否 制造商:Cypress Semiconductor 存儲容量:16 Mbit 組織:1 M x 16 訪問時間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
| CY7C1425JV18-250BZXC | 功能描述:靜態(tài)隨機存取存儲器 4Mx9 QDR-II Burst 2 RoHS:否 制造商:Cypress Semiconductor 存儲容量:16 Mbit 組織:1 M x 16 訪問時間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
| CY7C1425JV18-267BZI | 功能描述:靜態(tài)隨機存取存儲器 4Mx9 QDR-II Burst 2 靜態(tài)隨機存取存儲器 RoHS:否 制造商:Cypress Semiconductor 存儲容量:16 Mbit 組織:1 M x 16 訪問時間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
| CY7C1425JV18-267BZIT | 功能描述:靜態(tài)隨機存取存儲器 4Mx9 QDR-II Burst 2 靜態(tài)隨機存取存儲器 RoHS:否 制造商:Cypress Semiconductor 存儲容量:16 Mbit 組織:1 M x 16 訪問時間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復。