- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16612 > DC1561A (Linear Technology)EVAL BOARD FOR LTC4278 PDF資料下載
參數(shù)資料
| 型號： | DC1561A |
| 廠商： | Linear Technology |
| 文件頁數(shù)： | 19/42頁 |
| 文件大?。?/td> | 0K |
| 描述： | EVAL BOARD FOR LTC4278 |
| 設(shè)計資源： | DC1561A Design Files |
| 標準包裝： | 1 |
| 主要目的： | 電源管理，以太網(wǎng)供電（POE） |
| 嵌入式： | 否 |
| 已用 IC / 零件： | LTC4278 |
| 已供物品： | 板 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁當前第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁
LTC4278
26
4278fc
Note the use of the external feedback resistive divider
ratio to set output voltage provides the user additional
freedom in selecting a suitable transformer turns ratio.
Turns ratios that are the simple ratios of small integers;
e.g., 1:1, 2:1, 3:2 help facilitate transformer construction
and improve performance.
When building a supply with multiple outputs derived
through a multiple winding transformer, lower duty cycle
can improve cross regulation by keeping the synchronous
rectifier on longer, and thus, keep secondary windings
coupledlonger.Foramultipleoutputtransformer,theturns
ratio between output windings is critical and affects the
accuracy of the voltages. The ratio between two output
voltages is set with the formula VOUT2=VOUT1N21where
N21 is the turns ratio between the two windings. Also
keep the secondary MOSFET RDS(ON) small to improve
cross regulation.
The feedback winding usually provides both the feedback
voltage and power for the LTC4278. Set the turns ratio
between the output and feedback winding to provide a
rectifiedvoltagethatunderworst-caseconditionsisgreater
than the the preregulator maximum supply voltage. For
example if the preregulator maximum output were 7V:
NSF >
VOUT
7
+ VF
where:
VF =Diode Forward Voltage
For our example: NSF >
5
7
+ 0.7
=
1
1.56
We will choose
1
3
Leakage Inductance
Transformer leakage inductance (on either the primary or
secondary) causes a spike after the primary-side switch
turn-off. This is increasingly prominent at higher load
currents, where more stored energy is dissipated. Higher
flyback voltage may break down the MOSFET switch if it
has too low a BVDSS rating.
One solution to reducing this spike is to use a clamp circuit
to suppress the voltage excursion. However, suppressing
the voltage extends the flyback pulse width. If the flyback
pulse extends beyond the enable delay time, output
voltage regulation is affected. The feedback system has a
deliberately limited input range, roughly ±50mV referred
to the FB node. This rejects higher voltage leakage spikes
because once a leakage spike is several volts in amplitude,
a further increase in amplitude has little effect on the
feedback system. Therefore, it is advisable to arrange the
clamp circuit to clamp at as high a voltage as possible,
observing MOSFET breakdown, such that leakage spike
duration is as short as possible. Application Note 19
provides a good reference on clamp design.
As a rough guide, leakage inductance of several percent
(of mutual inductance) or less may require a clamp, but
exhibit little to no regulation error due to leakage spike
behavior.Inductancesfromseveralpercentupto,perhaps,
ten percent, cause increasing regulation error.
Avoid double digit percentage leakage inductances. There
is a potential for abrupt loss of control at high load cur-
rent. This curious condition potentially occurs when the
leakage spike becomes such a large portion of the flyback
waveform that the processing circuitry is fooled into think-
ing that the leakage spike itself is the real flyback signal!
It then reverts to a potentially stable state whereby the
top of the leakage spike is the control point, and the
trailing edge of the leakage spike triggers the collapse
detect circuitry. This typically reduces the output voltage
abruptly to a fraction, roughly one-third to two-thirds of
its correct value.
Onceloadcurrentisreducedsufficiently,thesystemsnaps
back to normal operation. When using transformers with
considerable leakage inductance, exercise this worst-case
check for potential bistability:
1. Operate the prototype supply at maximum expected
load current.
2. Temporarily short-circuit the output.
3. Observe that normal operation is restored.
If the output voltage is found to hang up at an abnormally
lowvalue,thesystemhasaproblem.Thisisusuallyevident
bysimultaneouslyviewingtheprimary-sideMOSFETdrain
voltage to observe firsthand the leakage spike behavior.
APPLICATIONS INFORMATION
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-B32-EW | CONVERTER MOD DC/DC 15V 100W |
| H3AAH-6406M | IDC CABLE - HSC64H/AE64M/HSC64H |
| L-07C43NKV6T | CER INDUCTOR 43NH 0402 |
| EBC22DREI-S13 | CONN EDGECARD 44POS .100 EXTEND |
| ECO-S1EA562BA | CAP ALUM 5600UF 25V 20% SNAP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DC1561B | 功能描述:EVAL BOARD FOR LTC4278 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標準包裝:1 系列:- 主要目的:數(shù)字電位器 嵌入式:- 已用 IC / 零件:AD5258 主要屬性:- 次要屬性:- 已供物品:板 相關(guān)產(chǎn)品:AD5258BRMZ1-ND - IC POT DGTL I2C1K 64P 10MSOPAD5258BRMZ10-ND - IC POT DGTL I2C 10K 64P 10MSOPAD5258BRMZ100-ND - IC POT DGTL I2C 100K 64P 10MSOPAD5258BRMZ50-ND - IC POT DGTL I2C 50K 64P 10MSOPAD5258BRMZ1-R7-ND - IC POT DGTL I2C 1K 64P 10MSOPAD5258BRMZ10-R7-ND - IC POT DGTL I2C 10K 64P 10MSOPAD5258BRMZ50-R7-ND - IC POT DGTL I2C 50K 64P 10MSOPAD5258BRMZ100-R7-ND - IC POT DGTL I2C 100K 64P 10MSOP |
| DC1561W | 制造商:Aleph America Corporation 功能描述: |
| DC1561W-COM | 制造商:Aleph America Corporation 功能描述: |
| DC1562A-A | 功能描述:BOARD EVAL LTC6990 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:TimerBlox® 標準包裝:1 系列:- 主要目的:電信，線路接口單元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板，電源，線纜，CD 其它名稱:82EBV2081 |
| DC1562A-B | 功能描述:BOARD EVAL LTC6991 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:TimerBlox® 標準包裝:1 系列:- 主要目的:電信，線路接口單元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板，電源，線纜，CD 其它名稱:82EBV2081 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。