參數(shù)資料
型號(hào): DC1561A
廠商: Linear Technology
文件頁數(shù): 3/42頁
文件大小: 0K
描述: EVAL BOARD FOR LTC4278
設(shè)計(jì)資源: DC1561A Design Files
標(biāo)準(zhǔn)包裝: 1
主要目的: 電源管理,以太網(wǎng)供電(POE)
嵌入式:
已用 IC / 零件: LTC4278
已供物品:
LTC4278
11
4278fc
Information section for details. This pin is used for the
UVLO function of the switching regulator. The PD interface
section has an internal UVLO.
SENSE, SENSE+ (Pins 19, 20): Current Sense Inputs.
These pins are used to measure primary-side switch cur-
rent through an external sense resistor. Peak primary-side
current is used in the converter control loop. Make Kelvin
connections to the sense resistor RSENSE to reduce noise
problems.SENSEconnectstotheGNDside.Atmaximum
current (VCMP at its maximum voltage) SENSE pins have
100mV threshold. The signal is blanked (ignored) during
the minimum turn-on time.
CCMP (Pin 21): Load Compensation Capacitive Control.
Connect a capacitor from CCMP to GND in order to reduce
the effects of parasitic resistances in the feedback sensing
path. A 0.1F ceramic capacitor suffices for most applica-
tions. Short this pin to GND when load compensation is
not needed.
RCMP (Pin 22): Load Compensation Resistive Control.
Connect a resistor from RCMP to GND in order to com-
pensate for parasitic resistances in the feedback sensing
path. In less demanding applications, this resistor is not
needed and this pin can be left open. See the Applications
Information section for details.
PIN FUNCTIONS
PGDLY (Pin 23): Primary Gate Delay Control. Connect an
external programming resistor (RPGDLY) to set delay from
synchronous gate turn-off to primary gate turn-on. See
the Applications Information section for details.
PG (Pin 24): Primary Gate Drive. PG is the gate drive pin
for the primary-side MOSFET switch. Large dynamic cur-
rents flow during voltage transitions. See the Applications
Information section for details.
VNEG (Pins 26, 27): System Negative Rail. Connects VNEG
to VPORTN through an internal power MOSFET. Pin 26 and
Pin 27 must be electrically tied together at the package.
PWRGD (Pin 29): Power Good Output, Open-Collector.
High impedance signals power-up completion. PWRGD
is referenced to VNEG and features a 14V clamp.
PWRGD (Pin 30): Complementary Power Good Output,
Open-Drain.Lowimpedancesignalspower-upcompletion.
PWRGD is referenced to VPORTN.
VPORTP (Pin 32): Positive Power Input. Tie to the input
port power through the input diode bridge.
Exposed Pad (Pin 33): Ground. This is the negative rail
connection for both signal ground and gate driver grounds
of the flyback controller. This pin should be connected to
VNEG.
相關(guān)PDF資料
PDF描述
VE-B32-EW CONVERTER MOD DC/DC 15V 100W
H3AAH-6406M IDC CABLE - HSC64H/AE64M/HSC64H
L-07C43NKV6T CER INDUCTOR 43NH 0402
EBC22DREI-S13 CONN EDGECARD 44POS .100 EXTEND
ECO-S1EA562BA CAP ALUM 5600UF 25V 20% SNAP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DC1561B 功能描述:EVAL BOARD FOR LTC4278 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:數(shù)字電位器 嵌入式:- 已用 IC / 零件:AD5258 主要屬性:- 次要屬性:- 已供物品:板 相關(guān)產(chǎn)品:AD5258BRMZ1-ND - IC POT DGTL I2C1K 64P 10MSOPAD5258BRMZ10-ND - IC POT DGTL I2C 10K 64P 10MSOPAD5258BRMZ100-ND - IC POT DGTL I2C 100K 64P 10MSOPAD5258BRMZ50-ND - IC POT DGTL I2C 50K 64P 10MSOPAD5258BRMZ1-R7-ND - IC POT DGTL I2C 1K 64P 10MSOPAD5258BRMZ10-R7-ND - IC POT DGTL I2C 10K 64P 10MSOPAD5258BRMZ50-R7-ND - IC POT DGTL I2C 50K 64P 10MSOPAD5258BRMZ100-R7-ND - IC POT DGTL I2C 100K 64P 10MSOP
DC1561W 制造商:Aleph America Corporation 功能描述:
DC1561W-COM 制造商:Aleph America Corporation 功能描述:
DC1562A-A 功能描述:BOARD EVAL LTC6990 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:TimerBlox® 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電信,線路接口單元(LIU) 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板,電源,線纜,CD 其它名稱:82EBV2081
DC1562A-B 功能描述:BOARD EVAL LTC6991 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:TimerBlox® 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電信,線路接口單元(LIU) 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板,電源,線纜,CD 其它名稱:82EBV2081