- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16612 > DC1561A (Linear Technology)EVAL BOARD FOR LTC4278 PDF資料下載
參數(shù)資料
| 型號： | DC1561A |
| 廠商： | Linear Technology |
| 文件頁數(shù)： | 2/42頁 |
| 文件大?。?/td> | 0K |
| 描述： | EVAL BOARD FOR LTC4278 |
| 設(shè)計資源： | DC1561A Design Files |
| 標準包裝： | 1 |
| 主要目的： | 電源管理，以太網(wǎng)供電（POE） |
| 嵌入式： | 否 |
| 已用 IC / 零件： | LTC4278 |
| 已供物品： | 板 |
第1頁當前第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁
LTC4278
10
4278fc
PIN FUNCTIONS
SHDN (Pin 1): Shutdown Input. Use this pin for auxiliary
power application. Drive SHDN high to disable LTC4278
operation and corrupt the signature resistance. If unused,
tie SHDN to VPORTN.
T2P(Pin2):Type2PSEIndicator,Open-Drain.Lowimped-
ance indicates the presence of a Type 2 PSE.
RCLASS (Pin 3): Class Select Input. Connect a resistor
between RCLASS and VPORTN to set the classification load
current (see Table 2).
NC (Pins 4, 7, 8, 25, 28, 31): No Connect.
VPORTN (Pins 5, 6): Input Voltage, Negative Rail. Pin 5
and Pin 6 must be electrically tied together at the package.
SG (Pin 9): Synchronous Gate Drive Output. This pin
provides an output signal for a secondary-side synchro-
nous rectifier. Large dynamic currents may flow during
voltage transitions. See the Applications Information
section for details.
VCC (Pin 10): Supply Voltage Pin. Bypass this pin to
GND with a low ESR ceramic capacitor. See the Applica-
tions Information section for details.
tON (Pin 11): Pin for external programming resistor to
set the minimum time that the primary switch is on for
each cycle. Minimum turn-on facilitates the isolated feed-
back method. See the Applications Information section
for details.
ENDLY (Pin 12): Pin for external programming resistor to
set enable delay time. The enable delay time disables the
feedback amplifier for a fixed time after the turn-off of the
primary-side MOSFET. This allows the leakage inductance
voltage spike to be ignored for flyback voltage sensing.
See the Applications Information section for details.
SYNC (Pin 13): External Sync Input. This pin is used to
synchronize the internal oscillator with an external clock.
The positive edge of the clock causes the oscillator to dis-
charge causing PG to go low (off) and SG high (on). The
sync threshold is typically 1.5V. Tie to ground if unused.
See the Applications Information section for details.
SFST (Pin 14): Soft-Start. This pin, in conjunction with a
capacitor (CSFST) to GND, controls the ramp-up of peak
primary current through the sense resistor. It is also used
to control converter inrush at start-up. The SFST clamps
the VCMP voltage and thus limits peak current until soft-
start is complete. The ramp time is approximately 70ms
per F of capacitance. Leave SFST open if not using the
soft-start function.
OSC (Pin 15): Oscillator. This pin, in conjunction with an
external capacitor (COSC) to GND, defines the controller
oscillator frequency. The frequency is approximately
100kHz 100/COSC (pF).
FB (Pin 16): Feedback Amplifier Input. Feedback is usually
sensed via a third winding and enabled during the flyback
period.Thispinalsosinksadditionalcurrenttocompensate
for load current variation as set by the RCMP pin. Keep the
Thevenin equivalent resistance of the feedback divider at
roughly 3k.
VCMP (Pin 17): Frequency Compensation Control. VCMP
is used for frequency compensation of the switcher con-
trol loop. It is the output of the feedback amplifier and
the input to the current comparator. Switcher frequency
compensation components are placed on this pin to GND.
The voltage on this pin is proportional to the peak primary
switch current. The feedback amplifier output is enabled
during the synchronous switch on time.
UVLO (Pin 18): Undervoltage Lockout. A resistive divider
fromVPORTPtothispinsetsanundervoltagelockoutbased
upon VPORTP level (not VCC). When the UVLO pin is below
its threshold, the gate drives are disabled, but the part
draws its normal quiescent current from VCC.
The bias current on this pin has hysteresis such that the
bias current is sourced when UVLO threshold is exceeded.
Thisintroducesahysteresisatthepinequivalenttothebias
current change times the impedance of the upper divider
resistor. The user can control the amount of hysteresis
by adjusting the impedance of the divider. Tie the UVLO
pin to VCC if not using this function. See the Applications
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-B32-EW | CONVERTER MOD DC/DC 15V 100W |
| H3AAH-6406M | IDC CABLE - HSC64H/AE64M/HSC64H |
| L-07C43NKV6T | CER INDUCTOR 43NH 0402 |
| EBC22DREI-S13 | CONN EDGECARD 44POS .100 EXTEND |
| ECO-S1EA562BA | CAP ALUM 5600UF 25V 20% SNAP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DC1561B | 功能描述:EVAL BOARD FOR LTC4278 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標準包裝:1 系列:- 主要目的:數(shù)字電位器 嵌入式:- 已用 IC / 零件:AD5258 主要屬性:- 次要屬性:- 已供物品:板 相關(guān)產(chǎn)品:AD5258BRMZ1-ND - IC POT DGTL I2C1K 64P 10MSOPAD5258BRMZ10-ND - IC POT DGTL I2C 10K 64P 10MSOPAD5258BRMZ100-ND - IC POT DGTL I2C 100K 64P 10MSOPAD5258BRMZ50-ND - IC POT DGTL I2C 50K 64P 10MSOPAD5258BRMZ1-R7-ND - IC POT DGTL I2C 1K 64P 10MSOPAD5258BRMZ10-R7-ND - IC POT DGTL I2C 10K 64P 10MSOPAD5258BRMZ50-R7-ND - IC POT DGTL I2C 50K 64P 10MSOPAD5258BRMZ100-R7-ND - IC POT DGTL I2C 100K 64P 10MSOP |
| DC1561W | 制造商:Aleph America Corporation 功能描述: |
| DC1561W-COM | 制造商:Aleph America Corporation 功能描述: |
| DC1562A-A | 功能描述:BOARD EVAL LTC6990 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:TimerBlox® 標準包裝:1 系列:- 主要目的:電信，線路接口單元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板，電源，線纜，CD 其它名稱:82EBV2081 |
| DC1562A-B | 功能描述:BOARD EVAL LTC6991 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:TimerBlox® 標準包裝:1 系列:- 主要目的:電信，線路接口單元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板，電源，線纜，CD 其它名稱:82EBV2081 |
發(fā)布緊急采購，3分鐘左右您將得到回復。