- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17063 > DC575A (Linear Technology)BOARD DELTA SIGMA ADC LTC2410 PDF資料下載
參數(shù)資料
| 型號： | DC575A |
| 廠商： | Linear Technology |
| 文件頁數(shù)： | 13/48頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD DELTA SIGMA ADC LTC2410 |
| 軟件下載： | QuikEval System |
| 設(shè)計資源： | DC575A Design File DC575A Schematic |
| 標準包裝： | 1 |
| 系列： | QuikEval™ |
| ADC 的數(shù)量： | 2 |
| 位數(shù)： | 24 |
| 采樣率（每秒）： | 7.5 |
| 數(shù)據(jù)接口： | MICROWIRE?，串行，SPI? |
| 工作溫度： | 0°C ~ 70°C |
| 已用 IC / 零件： | LTC2410 |
| 已供物品： | 板 |
| 相關(guān)產(chǎn)品： | DC590B-ND - BOARD DEMO USB SERIAL CONTROLLER LTC2410IGN#PBF-ND - IC ADC 24BIT DIFF INP/REF 16SSOP LTC2410CGN#TRPBF-ND - IC ADC 24BIT DIFF INP/REF 16SSOP LTC2410IGN#TRPBF-ND - IC ADC 24BIT DIFF INP/REF 16SSOP LTC2410CGN#PBF-ND - IC ADC 24BIT DIFF INP/REF 16SSOP LTC2410CGN#TR-ND - IC ADC 24BIT DIFF INP/REF 16SSOP LTC2410IGN#TR-ND - IC ADC 24BIT DIFF INP/REF 16SSOP LTC2410IGN-ND - IC A/D CONV 24BIT MICRPWR 16SSOP LTC2410CGN-ND - IC ADC 24BIT DIFF INP/REF 16SSOP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
LTC2410
20
APPLICATIO S I FOR ATIO
WU
U
frequency fEOSC, then tEOCtest is 3.6/fEOSC. If CS is pulled
HIGH before time tEOCtest, the device remains in the sleep
state. The conversion result is held in the internal static
shift register.
If CS remains LOW longer than tEOCtest, the first rising
edge of SCK will occur and the conversion result is serially
shifted out of the SDO pin. The data output cycle begins on
this first rising edge of SCK and concludes after the 32nd
rising edge. Data is shifted out the SDO pin on each falling
edge of SCK. The internally generated serial clock is output
to the SCK pin. This signal may be used to shift the
conversion result into external circuitry. EOC can be
latched on the first rising edge of SCK and the last bit of the
conversion result on the 32nd rising edge of SCK. After the
32nd rising edge, SDO goes HIGH (EOC = 1), SCK stays
HIGH and a new conversion starts.
Typically, CS remains LOW during the data output state.
However, the data output state may be aborted by pulling
CS HIGH anytime between the first and 32nd rising edge
of SCK, see Figure 9. On the rising edge of CS, the device
aborts the data output state and immediately initiates a
new conversion. This is useful for systems not requiring
all 32 bits of output data, aborting an invalid conversion
cycle, or synchronizing the start of a conversion. If CS is
pulled HIGH while the converter is driving SCK LOW, the
internal pull-up is not available to restore SCK to a logic
HIGH state. This will cause the device to exit the internal
serial clock mode on the next falling edge of CS. This can
be avoided by adding an external 10k pull-up resistor to
the SCK pin or by never pulling CS HIGH when SCK is LOW.
Whenever SCK is LOW, the LTC2410’s internal pull-up at
pin SCK is disabled. Normally, SCK is not externally driven
if the device is in the internal SCK timing mode. However,
certain applications may require an external driver on SCK.
If this driver goes Hi-Z after outputting a LOW signal, the
LTC2410’s internal pull-up remains disabled. Hence, SCK
remains LOW. On the next falling edge of CS, the device is
switched to the external SCK timing mode. By adding an
external 10k pull-up resistor to SCK, this pin goes HIGH
once the external driver goes Hi-Z. On the next CS falling
edge, the device will remain in the internal SCK timing
mode.
Figure 9. Internal Serial Clock, Reduced Data Output Length
SDO
SCK
(INTERNAL)
CS
>tEOCtest
MSB
SIG
BIT 8
TEST EOC
BIT 27
BIT 26
BIT 28
BIT 29
BIT 30
EOC
BIT 31
EOC
BIT 0
SLEEP
DATA OUTPUT
Hi-Z
DATA OUTPUT
CONVERSION
SLEEP
2410 F09
<tEOCtest
VCC
10k
= 50Hz REJECTION
= EXTERNAL OSCILLATOR
= 60Hz REJECTION
VCC
TEST EOC
VCC
FO
REF+
REF–
SCK
IN+
IN–
SDO
GND
CS
214
3
4
13
5
6
12
1, 7, 8, 9, 10, 15, 16
11
REFERENCE
VOLTAGE
0.1V TO VCC
ANALOG INPUT RANGE
–0.5VREF TO 0.5VREF
3-WIRE
SPI INTERFACE
1
F
2.7V TO 5.5V
LTC2410
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MIC2004-1.2YML TR | IC DISTRIBUTION SW 1.2A 6-MLF |
| AD9779A-DPG2-EBZ | BOARD EVALUATION FOR AD9779A |
| DC955A | BOARD DELTA SIGMA ADC LTC2483 |
| SDR0604-181KL | INDUCTOR POWER 180UH 0.38A SMD |
| AP2186SG-13 | IC USB PWR SWITCH 1.5A DUAL 8SOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DC579A | 功能描述:BOARD DAC LTC2600 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:QuikEval™ 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設(shè)置時間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
| DC579A | 制造商:Linear Technology 功能描述:LTC2600 EVALUATION KIT |
| DC57F10W06P6 | 制造商:Conesys 功能描述:CONN 26482 CIRC PIN 6 POS CRMP ST CBL MNT - Bulk |
| DC57F10W06P6-CO | 制造商:Conesys 功能描述:CONN 26482 CIRC PIN 6 POS CRMP ST CBL MNT - Bulk |
| DC57F10W06PN | 制造商:Conesys 功能描述:CONN 26482 CIRC PIN 6 POS CRMP ST CBL MNT - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復。