- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17063 > DC575A (Linear Technology)BOARD DELTA SIGMA ADC LTC2410 PDF資料下載
參數(shù)資料
| 型號： | DC575A |
| 廠商： | Linear Technology |
| 文件頁數(shù)： | 9/48頁 |
| 文件大小： | 0K |
| 描述： | BOARD DELTA SIGMA ADC LTC2410 |
| 軟件下載： | QuikEval System |
| 設(shè)計資源： | DC575A Design File DC575A Schematic |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | QuikEval™ |
| ADC 的數(shù)量： | 2 |
| 位數(shù)： | 24 |
| 采樣率（每秒）： | 7.5 |
| 數(shù)據(jù)接口： | MICROWIRE?，串行，SPI? |
| 工作溫度： | 0°C ~ 70°C |
| 已用 IC / 零件： | LTC2410 |
| 已供物品： | 板 |
| 相關(guān)產(chǎn)品： | DC590B-ND - BOARD DEMO USB SERIAL CONTROLLER LTC2410IGN#PBF-ND - IC ADC 24BIT DIFF INP/REF 16SSOP LTC2410CGN#TRPBF-ND - IC ADC 24BIT DIFF INP/REF 16SSOP LTC2410IGN#TRPBF-ND - IC ADC 24BIT DIFF INP/REF 16SSOP LTC2410CGN#PBF-ND - IC ADC 24BIT DIFF INP/REF 16SSOP LTC2410CGN#TR-ND - IC ADC 24BIT DIFF INP/REF 16SSOP LTC2410IGN#TR-ND - IC ADC 24BIT DIFF INP/REF 16SSOP LTC2410IGN-ND - IC A/D CONV 24BIT MICRPWR 16SSOP LTC2410CGN-ND - IC ADC 24BIT DIFF INP/REF 16SSOP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當(dāng)前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
LTC2410
17
APPLICATIO S I FOR ATIO
WU
U
The serial clock mode is selected on the falling edge of CS.
To select the external serial clock mode, the serial clock pin
(SCK) must be LOW during each CS falling edge.
The serial data output pin (SDO) is Hi-Z as long as CS is
HIGH. At any time during the conversion cycle, CS may be
pulled LOW in order to monitor the state of the converter.
While CS is pulled LOW, EOC is output to the SDO pin.
EOC = 1 while a conversion is in progress and EOC = 0 if
the device is in the sleep state. Independent of CS, the
device automatically enters the low power sleep state once
the conversion is complete.
When the device is in the sleep state (EOC = 0), its
conversion result is held in an internal static shift regis-
ter. The device remains in the sleep state until the first
rising edge of SCK is seen while CS is LOW. Data is shifted
out the SDO pin on each falling edge of SCK. This enables
external circuitry to latch the output on the rising edge of
SCK. EOC can be latched on the first rising edge of SCK
and the last bit of the conversion result can be latched on
the 32nd rising edge of SCK. On the 32nd falling edge of
SCK, the device begins a new conversion. SDO goes HIGH
(EOC = 1) indicating a conversion is in progress.
At the conclusion of the data cycle, CS may remain LOW
and EOC monitored as an end-of-conversion interrupt.
Alternatively, CS may be driven HIGH setting SDO to Hi-Z.
As described above, CS may be pulled LOW at any time in
order to monitor the conversion status.
Typically, CS remains LOW during the data output state.
However, the data output state may be aborted by pulling
CS HIGH anytime between the first rising edge and the
32nd falling edge of SCK, see Figure 6. On the rising edge
of CS, the device aborts the data output state and imme-
diately initiates a new conversion. This is useful for sys-
tems not requiring all 32 bits of output data, aborting an
invalid conversion cycle or synchronizing the start of a
conversion.
External Serial Clock, 2-Wire I/O
This timing mode utilizes a 2-wire serial I/O interface. The
conversion result is shifted out of the device by an exter-
nally generated serial clock (SCK) signal, see Figure 7. CS
may be permanently tied to ground, simplifying the user
interface or isolation barrier.
The external serial clock mode is selected at the end of the
power-on reset (POR) cycle. The POR cycle is concluded
approximately 0.5ms after VCC exceeds 2.2V. The level
applied to SCK at this time determines if SCK is internal or
external. SCK must be driven LOW prior to the end of POR
in order to enter the external serial clock timing mode.
Figure 5. External Serial Clock, Single Cycle Operation
EOC
BIT 31
SDO
SCK
(EXTERNAL)
CS
TEST EOC
SUB LSB
MSB
SIG
BIT 0
LSB
BIT 5
BIT 27
BIT 26
BIT 28
BIT 29
BIT 30
SLEEP
DATA OUTPUT
CONVERSION
2410 F05
CONVERSION
= 50Hz REJECTION
= EXTERNAL OSCILLATOR
= 60Hz REJECTION
Hi-Z
VCC
TEST EOC
VCC
FO
REF+
REF–
SCK
IN+
IN–
SDO
GND
CS
214
3
4
13
5
6
12
1, 7, 8, 9, 10, 15, 16
11
REFERENCE
VOLTAGE
0.1V TO VCC
ANALOG INPUT RANGE
–0.5VREF TO 0.5VREF
1
F
2.7V TO 5.5V
LTC2410
3-WIRE
SPI INTERFACE
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MIC2004-1.2YML TR | IC DISTRIBUTION SW 1.2A 6-MLF |
| AD9779A-DPG2-EBZ | BOARD EVALUATION FOR AD9779A |
| DC955A | BOARD DELTA SIGMA ADC LTC2483 |
| SDR0604-181KL | INDUCTOR POWER 180UH 0.38A SMD |
| AP2186SG-13 | IC USB PWR SWITCH 1.5A DUAL 8SOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DC579A | 功能描述:BOARD DAC LTC2600 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:QuikEval™ 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設(shè)置時間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
| DC579A | 制造商:Linear Technology 功能描述:LTC2600 EVALUATION KIT |
| DC57F10W06P6 | 制造商:Conesys 功能描述:CONN 26482 CIRC PIN 6 POS CRMP ST CBL MNT - Bulk |
| DC57F10W06P6-CO | 制造商:Conesys 功能描述:CONN 26482 CIRC PIN 6 POS CRMP ST CBL MNT - Bulk |
| DC57F10W06PN | 制造商:Conesys 功能描述:CONN 26482 CIRC PIN 6 POS CRMP ST CBL MNT - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。