- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17061 > DC951A (Linear Technology)BOARD DELTA SIGMA ADC LTC2481 PDF資料下載
參數(shù)資料
| 型號(hào)： | DC951A |
| 廠商： | Linear Technology |
| 文件頁(yè)數(shù)： | 13/40頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | BOARD DELTA SIGMA ADC LTC2481 |
| 軟件下載： | QuikEval System |
| 設(shè)計(jì)資源： | DC951A Design File DC951A Schematic |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | Easy Drive™, QuikEval™ |
| ADC 的數(shù)量： | 1 |
| 位數(shù)： | 16 |
| 采樣率（每秒）： | 7.5 |
| 數(shù)據(jù)接口： | I²C，串行，SPI? |
| 工作溫度： | 0°C ~ 70°C |
| 已用 IC / 零件： | LTC2481 |
| 已供物品： | 板 |
| 相關(guān)產(chǎn)品： | LTC2481HDD#TRPBF-ND - IC ADC DELTA SIGMA 16BIT 10DFN LTC2481HDD#PBF-ND - IC ADC 16BIT I2C 7.5SPS 10DFN LTC2481CDD#TRPBF-ND - IC ADC 16BIT I2C 10-DFN LTC2481IDD#TRPBF-ND - IC ADC 16BIT I2C 10-DFN LTC2481IDD#PBF-ND - IC ADC 16BIT I2C 10-DFN LTC2481CDD#PBF-ND - IC ADC 16BIT I2C 10-DFN |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)當(dāng)前第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)
LTC2481
20
2481fc
APPLICATIONS INFORMATION
While operating with an external conversion clock of a
frequency fEOSC, the LTC2481 provides better than 110dB
normal mode rejection in a frequency range of fEOSC/5120
± 4% and its harmonics. The normal mode rejection as a
function of the input frequency deviation from fEOSC/5120
is shown in Figure 10.
Whenever an external clock is not present at the CA0/f0 pin,
the converter automatically activates its internal oscillator
and enters the Internal Conversion Clock mode. CA0/f0
may be tied HIGH or left oating in order to set the chip
address. The LTC2481 operation will not be disturbed if
the change of conversion clock source occurs during the
sleep state or during the data output state while the con-
verter uses an external serial clock. If the change occurs
during the conversion state, the result of the conversion in
progress may be outside specications but the following
conversions will not be affected.
Table 6 summarizes the duration of the conversion state
of each state and the achievable output data rate as a
function of fEOSC.
Ease of Use
The LTC2481 data output has no latency, lter settling
delay or redundant data associated with the conversion
cycle. There is a one-to-one correspondence between the
conversion and the output data. Therefore, multiplexing
multiple analog voltages is easy.
The LTC2481 performs offset and full-scale calibrations
every conversion cycle. This calibration is transparent to
the user and has no effect on the cyclic operation described
above. The advantage of continuous calibration is extreme
stability of offset and full-scale readings with respect to
time, supply voltage change and temperature drift.
Power-Up Sequence
The LTC2481 automatically enters an internal reset
state when the power supply voltage VCC drops below
approximately 2V. This feature guarantees the integrity of
the conversion result.
When the VCC voltage rises above this critical threshold,
the converter creates an internal power-on-reset (POR)
signal with a duration of approximately 4ms. The POR
signal clears all internal registers. Following the POR signal,
the LTC2481 starts a normal conversion cycle and follows
the succession of states described in Figure 1. The rst
Figure 10. LTC2481 Normal Mode Rejection When
Using an External Oscillator
DIFFERENTIAL INPUT SIGNAL FREQUENCY
DEVIATION FROM NOTCH FREQUENCY fEOSC/5120(%)
–12
–8
–4
0
4
8
12
NORMAL
MODE
REJECTION
(dB)
2481 F10
–80
–85
–90
–95
–100
–105
–110
–115
–120
–125
–130
–135
–140
Table 6. LTC2481 State Duration
STATE
OPERATING MODE
DURATION
CONVERSION
Internal Oscillator
60Hz Rejection
133ms, Output Data Rate ≤ 7.5 Readings/s for 1x Speed Mode 67ms,
Output Data Rate ≤ 15 Readings/s for 2x Speed Mode
50Hz Rejection
160ms, Output Data Rate ≤ 6.2 Readings/s for 1x Speed Mode 80ms,
Output Data Rate ≤ 12.5 Readings/s for 2x Speed Mode
50Hz/60Hz Rejection
147ms, Output Data Rate ≤ 6.8 Readings/s for 1x Speed Mode 73.6ms,
Output Data Rate ≤ 13.6 Readings/s for 2x Speed Mode
External Oscillator
CA0/f0 = External Oscillator
with Frequency fEOSC Hz
(fEOSC/5120 Rejection)
41036/fEOSCs, Output Data Rate ≤ fEOSC/41036 Readings/s for 1x Speed Mode
20556/fEOSCs, Output Data Rate ≤ fEOSC/20556 Readings/s for 2x Speed Mode
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EBC28DCAI | CONN EDGECARD 56POS R/A .100 SLD |
| LGU2C561MELB | CAP ALUM 560UF 160V 20% SNAP |
| DC873A | BOARD SAR ADC LTC1867L |
| DEMO9S08SH32 | DEMO BOARD FOR MC9S08SH32 |
| ASC07DRTS | CONN EDGECARD 14POS .100 DIP SLD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DC955A | 功能描述:BOARD DELTA SIGMA ADC LTC2483 RoHS:是 類別:編程器，開(kāi)發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:Easy Drive™, QuikEval™ 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
| DC956A | 功能描述:BOARD DELTA SIGMA ADC LTC2485 RoHS:是 類別:編程器，開(kāi)發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:Easy Drive™, QuikEval™ 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
| DC959A | 制造商:Linear Technology 功能描述:BOARD DEMO LTC4257-1 制造商:Linear Technology 功能描述:EVAL BOARD, LTC4257CDD-1 POE |
| DC95F103V | 功能描述:熱敏電阻 - NTC 10KOhms +-.1C Epoxy Coated RoHS:否 制造商:EPCOS 電阻:10 kOhms 功率額定值:150 mW 容差:2 % 端接類型:Radial 系列:B57703M 工作溫度范圍:- 55 C to + 125 C |
| DC95F103VN | 制造商:GE Sensing & Inspection Technologies 功能描述:Thermistor;10;PCB Mount Mtg. Type;1.5In Lead;Bare Tinned Copper 制造商:GE Measurement & Control 功能描述:+/-.1oC (0oC - 70oC) Interchangeable Chip |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。