參數(shù)資料
型號(hào): DLP-HS-FPGA3
廠(chǎng)商: DLP Design Inc
文件頁(yè)數(shù): 2/18頁(yè)
文件大小: 0K
描述: MODULE USB-TO-FPGA SPARTAN 3A
標(biāo)準(zhǔn)包裝: 1
系列: FPGA
模塊/板類(lèi)型: FPGA 模塊
適用于相關(guān)產(chǎn)品: USB
其它名稱(chēng): 813-1036
Rev. 1.1 (April 2012)
10
DLP Design, Inc.
For example, a write to a column starting address of 0 will write to column locations 0, 1, 2 and 3. But
if the user then writes to column address 1, they will actually be writing to column locations 1, 2, 3 and
0, which will overwrite the previous write operation.
More details on how the DDR2 SDRAM column bits 1 and 0 function can be found in Figure 4 and
Table 40 of the Micron MT47H32M8 datasheet. For details on how the bank, row and column bits
are sent via USB to the memory, refer to the commands below:
Memory
Read
Reads 4
bytes from
the DDR2
SDRAM
0
0x8n
Reads 4 bytes from the DDR2 SDRAM starting with the
address specified. The command byte is OR’d with the
Most Significant Row Address Bit (24).
n = 0 the Most Sig Row Address Bit is low (0x80)
n = 1 the Most Sig Row Address Bit is high (0x81)
1
0xah
Bits 23-16: Middle 8 bits of Row Address to be read
from
2
0xam
Bits 15-12: Lower 4 bits of Row Address to be read
from
Bits 11-8: Upper 4 bits of Column Address to be read
from
3
0xal
Bits 7-2: Lower 6 bits of Column Address to be read
from
NOTES: Refer to the text above regarding Column Bits
1 and 0 (equates to 0xal bits 3-2). Bits 1-0: Bank
Address to be read from. If the memory has not been
initialized, the data returned will be invalid, and the
command returned will be 0xE7 indicating the error.
Memory
Write
Writes 4
bytes to the
DDR2
SDRAM
0
0x9n
Writes 4 bytes to the DDR2 SDRAM starting with the
address specified. The command byte is OR’d with the
Most Significant Row Address bit (24).
n = 0 the Most Sig Row Address Bit is low (0x90)
n = 1 the Most Sig Row Address Bit is high (0x91)
1
0xah
Bits 23-16: Middle 8 bits of Row Address to be written
to
2
0xam
Bits 15-12: Lower 4 bits of Row Address to be written to
Bits 11-8: Upper 4 bits of Column Address to be written
to
3
0xal
Bits 7-2: Lower 6 bits of column address to be written to
NOTE: Refer to the text above regarding Column Bits 1
and 0 (equates to 0xal bits 3-2). Bits 1-0: Bank
Address to be written to
4
0xd0
Data Byte 0 written to Address Specified
5
0xd1
Data Byte 1 written to Address Specified + 1
6
0xd2
Data Byte 2 written to Address Specified + 2
7
0xd3
Data Byte 3 written to Address Specified + 3. Returns
the 4 bytes written followed by an echo back of the
command and address data sent.
NOTE: If the memory has not been initialized, the
command returned will be 0xE7 indicating the error.
相關(guān)PDF資料
PDF描述
DP83848CVVX/NOPB TXRX ETHERNET PHYTER 48LQFP
DP83848HSQ/NOPB IC TXRX ETHERNET PHYTER 40-LLP
DP83848YB/NOPB IC TXRX ETHERNET PHYTERA 48-LQFP
DRM4000-N00-232 DRM 4000 MODULE
DRM4000L-N00-232 MODULE DEAD RECKONING RS-232
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DLP-HS-FPGA-A 功能描述:FPGA Embedded Module Spartan-3A, XC3S200A FT2232H 66MHz 32MB 制造商:dlp design inc. 系列:FPGA 零件狀態(tài):有效 模塊/板類(lèi)型:FPGA,USB ?? 核心處理器:Spartan-3A,XC3S200A 協(xié)處理器:FT2232H 速度:66MHz 閃存大小:- RAM 容量:32Mb 連接器類(lèi)型:USB - B,引腳接頭 大小/尺寸:3" x 1.2"(76.2mm x 30.5mm) 工作溫度:0°C ~ 70°C 標(biāo)準(zhǔn)包裝:1
DLP-IO14 功能描述:數(shù)據(jù)記錄與采集 14-Channel Data-Acq Module RoHS:否 制造商:Lantronix 描述/功能:Analog device server 顯示器類(lèi)型:None 電流額定值:
DLP-IO16 功能描述:界面模塊 USB/Micro Dev Board RoHS:否 制造商:4D Systems 產(chǎn)品:Serial Converters 通道/端口數(shù)量: 數(shù)據(jù)速率: 接口類(lèi)型:USB, UART 工作電源電壓:3.3 V, 5 V 最大工作溫度:
DLP-IO20 功能描述:數(shù)據(jù)記錄與采集 USB-BASED 20-CHANNEL DATA ACQUISITION MOD RoHS:否 制造商:Lantronix 描述/功能:Analog device server 顯示器類(lèi)型:None 電流額定值:
DLP-IO26 功能描述:開(kāi)發(fā)板和工具包 - PIC / DSPIC USB/Micro Dev Board RoHS:否 制造商:Microchip Technology 產(chǎn)品:Starter Kits 工具用于評(píng)估:chipKIT 核心:Uno32 接口類(lèi)型: 工作電源電壓: