參數(shù)資料
型號(hào)： DM164134
廠商： Microchip Technology
文件頁數(shù)： 54/116頁
文件大小： 0K
描述： KIT DEV PIC18F4XK22
標(biāo)準(zhǔn)包裝： 1
系列： PIC® 18F
類型： MCU
適用于相關(guān)產(chǎn)品： PIC18F4XK22，PIC18F2XK22
所含物品： 板，文檔
PIC18FXX8
DS41159E-page 40
2006 Microchip Technology Inc.
4.2.3
PUSH AND POP INSTRUCTIONS
Since the Top-of-Stack (TOS) is readable and writable,
the ability to push values onto the stack and pull values
off the stack, without disturbing normal program execu-
tion, is a desirable option. To push the current PC value
onto the stack, a PUSH instruction can be executed.
This will increment the Stack Pointer and load the
current PC value onto the stack. TOSU, TOSH and
TOSL can then be modified to place a return address
on the stack.
The POP instruction discards the current TOS by decre-
menting the Stack Pointer. The previous value pushed
onto the stack then becomes the TOS value.
4.2.4
STACK FULL/UNDERFLOW RESETS
These Resets are enabled by programming the
STVREN configuration bit. When the STVREN bit is
disabled, a full or underflow condition will set the appro-
priate STKFUL or STKUNF bit, but not cause a device
Reset. When the STVREN bit is enabled, a full or
underflow condition will set the appropriate STKFUL or
STKUNF bit and then cause a device Reset. The
STKFUL or STKUNF bits are only cleared by the user
software or a POR.
4.3
Fast Register Stack
A “fast return” option is available for interrupts and
calls. A fast register stack is provided for the Status,
WREG and BSR registers and is only one layer in
depth. The stack is not readable or writable and is
loaded with the current value of the corresponding
register when the processor vectors for an interrupt.
The values in the fast register stack are then loaded
back into the working registers if the FAST RETURN
instruction is used to return from the interrupt.
A low or high priority interrupt source will push values
into the stack registers. If both low and high priority
interrupts are enabled, the stack registers cannot be
used reliably for low priority interrupts. If a high priority
interrupt occurs while servicing a low priority interrupt,
the stack register values stored by the low priority
interrupt will be overwritten.
If high priority interrupts are not disabled during low
priority interrupts, users must save the key registers in
software during a low priority interrupt.
If no interrupts are used, the fast register stack can be
used to restore the Status, WREG and BSR registers at
the end of a subroutine call. To use the fast register
stack for a subroutine call, a FAST CALL instruction
must be executed.
Example 4-1 shows a source code example that uses
the fast register stack.
EXAMPLE 4-1:
FAST REGISTER STACK
CODE EXAMPLE
4.4
PCL, PCLATH and PCLATU
The Program Counter (PC) specifies the address of the
instruction to fetch for execution. The PC is 21 bits
wide. The low byte is called the PCL register. This reg-
ister is readable and writable. The high byte is called
the PCH register. This register contains the PC<15:8>
bits and is not directly readable or writable. Updates to
the PCH register may be performed through the
PCLATH register. The upper byte is called PCU. This
register contains the PC<20:16> bits and is not directly
readable or writable. Updates to the PCU register may
be performed through the PCLATU register.
The PC addresses bytes in the program memory. To
prevent the PC from becoming misaligned with word
instructions, the LSb of PCL is fixed to a value of ‘0’.
The PC increments by 2 to address sequential
instructions in the program memory.
The CALL,
RCALL,
GOTO
and program branch
instructions write to the program counter directly. For
these instructions, the contents of PCLATH and
PCLATU are not transferred to the program counter.
The contents of PCLATH and PCLATU will be
transferred to the program counter by an operation that
writes PCL. Similarly, the upper two bytes of the
program counter will be transferred to PCLATH and
PCLATU by an operation that reads PCL. This is useful
for computed offsets to the PC (see Section 4.8.1
CALL SUB1, FAST
;STATUS, WREG, BSR
;SAVED IN FAST REGISTER
;STACK
SUB1
RETURN FAST
;RESTORE VALUES SAVED
;IN FAST REGISTER STACK
相關(guān)PDF資料
PDF描述
AIUR-07-221K INDUCTOR POWER 220UH 10% T/H
MAX8903CETI+ IC DC/DC CHARGER LI+ 2A 28-TQFN
MAX11080GUU/V+T IC LI/BATTERY MANAGEMENT 38TSSOP
MAX11081GUU+T IC FAULT MON BATT 12CH 38-TSSOP
MAX11081GUU/V+T IC FAULT MON BATT 12CH 38TSSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DM164135 制造商:Microchip Technology Inc 功能描述:KIT, ONEPIC DEMO BOARD, PLUS PICKIT 3 制造商:Microchip Technology Inc 功能描述:KIT, ONEPIC DEMO BOARD, PLUS PICKIT 3; SVHC:No SVHC (19-Dec-2012) ;RoHS Compliant: Yes 制造商:Microchip Technology Inc 功能描述:One PIC MCU Platform Board with PICkit 3
DM164135 制造商:Microchip Technology Inc 功能描述:PICKIT 3 IN-CIRCUIT DEBUGGER
DM173001 功能描述:開發(fā)板和工具包 - PIC / DSPIC PICDEM 17 PIC17CXX RoHS:否 制造商:Microchip Technology 產(chǎn)品:Starter Kits 工具用于評(píng)估:chipKIT 核心:Uno32 接口類型: 工作電源電壓:
DM180021 功能描述:開發(fā)板和工具包 - PIC / DSPIC PIC18 Starter Kit RoHS:否 制造商:Microchip Technology 產(chǎn)品:Starter Kits 工具用于評(píng)估:chipKIT 核心:Uno32 接口類型: 工作電源電壓:
DM1800-434MB 功能描述:射頻模塊 DM1800 Base Station 433.92 MHz RoHS:否 制造商:Linx Technologies 產(chǎn)品:Transceiver Modules 頻帶:902 MHz to 928 MHz 輸出功率:- 15.5 dBm to + 12.5 dBm 接口類型:UART 工作電源電壓:- 0.3 VDC to + 5.5 VDC 傳輸供電電流:38.1 mA 接收供電電流:22.7 mA 天線連接器類型:U.FL 最大工作溫度:+ 85 C 尺寸:1.15 mm x 0.63 mm x 0.131 mm
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*