- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄15535 > DM164134 (Microchip Technology)KIT DEV PIC18F4XK22 PDF資料下載
參數(shù)資料
| 型號(hào)： | DM164134 |
| 廠商： | Microchip Technology |
| 文件頁(yè)數(shù)： | 55/116頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | KIT DEV PIC18F4XK22 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | PIC® 18F |
| 類型： | MCU |
| 適用于相關(guān)產(chǎn)品： | PIC18F4XK22，PIC18F2XK22 |
| 所含物品： | 板，文檔 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)當(dāng)前第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)
2006 Microchip Technology Inc.
DS41159E-page 41
PIC18FXX8
4.5
Clocking Scheme/Instruction
Cycle
The clock input (from OSC1) is internally divided by
four to generate four non-overlapping quadrature
clocks, namely Q1, Q2, Q3 and Q4. Internally, the
Program Counter (PC) is incremented every Q1, the
instruction is fetched from the program memory and
tion is decoded and executed during the following Q1
through Q4. The clocks and instruction execution flow
are shown in Figure 4-4.
FIGURE 4-4:
CLOCK/INSTRUCTION CYCLE
4.6
Instruction Flow/Pipelining
An “Instruction Cycle” consists of four Q cycles (Q1,
Q2, Q3 and Q4). The instruction fetch and execute are
pipelined such that fetch takes one instruction cycle,
while decode and execute take another instruction
cycle. However, due to the pipelining, each instruction
effectively executes in one cycle. If an instruction
causes the program counter to change (e.g., GOTO),
two cycles are required to complete the instruction
A fetch cycle begins with the Program Counter (PC)
incrementing in Q1.
In the execution cycle, the fetched instruction is latched
into the “Instruction Register” (IR) in cycle Q1. This
instruction is then decoded and executed during the
Q2, Q3 and Q4 cycles. Data memory is read during Q2
(operand read) and written during Q4 (destination
write).
4.7
Instructions in Program Memory
The program memory is addressed in bytes. Instruc-
tions are stored as two bytes or four bytes in program
memory. The Least Significant Byte of an instruction
word is always stored in a program memory location
with an even address (LSB = 0). Figure 4-3 shows an
example of how instruction words are stored in the
program memory. To maintain alignment with instruc-
tion boundaries, the PC increments in steps of 2 and
the LSB will always read ‘0’ (see Section 4.4 “PCL,
The CALL and GOTO instructions have an absolute
program memory address embedded into the instruc-
tion. Since instructions are always stored on word
boundaries, the data contained in the instruction is a
word address. The word address is written to PC<20:1>,
which accesses the desired byte address in program
memory. Instruction #2 in Example 4-3 shows how the
instruction “GOTO 000006h” is encoded in the program
memory. Program branch instructions that encode a
relative address offset operate in the same manner. The
offset value stored in a branch instruction represents the
number of single-word instructions by which the PC will
be offset. Section 25.0 “Instruction Set Summary”
provides further details of the instruction set.
Q1
Q2
Q3
Q4
Q1
Q2
Q3
Q4
Q1
Q2
Q3
Q4
OSC1
Q1
Q2
Q3
Q4
PC
OSC2/CLKO
(RC Mode)
PC
PC + 2
PC + 4
Fetch INST (PC)
Execute INST (PC – 2)
Fetch INST (PC + 2)
Execute INST (PC)
Fetch INST (PC + 4)
Execute INST (PC + 2)
Internal
Phase
Clock
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AIUR-07-221K | INDUCTOR POWER 220UH 10% T/H |
| MAX8903CETI+ | IC DC/DC CHARGER LI+ 2A 28-TQFN |
| MAX11080GUU/V+T | IC LI/BATTERY MANAGEMENT 38TSSOP |
| MAX11081GUU+T | IC FAULT MON BATT 12CH 38-TSSOP |
| MAX11081GUU/V+T | IC FAULT MON BATT 12CH 38TSSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DM164135 | 制造商:Microchip Technology Inc 功能描述:KIT, ONEPIC DEMO BOARD, PLUS PICKIT 3 制造商:Microchip Technology Inc 功能描述:KIT, ONEPIC DEMO BOARD, PLUS PICKIT 3; SVHC:No SVHC (19-Dec-2012) ;RoHS Compliant: Yes 制造商:Microchip Technology Inc 功能描述:One PIC MCU Platform Board with PICkit 3 |
| DM164135 | 制造商:Microchip Technology Inc 功能描述:PICKIT 3 IN-CIRCUIT DEBUGGER |
| DM173001 | 功能描述:開(kāi)發(fā)板和工具包 - PIC / DSPIC PICDEM 17 PIC17CXX RoHS:否 制造商:Microchip Technology 產(chǎn)品:Starter Kits 工具用于評(píng)估:chipKIT 核心:Uno32 接口類型: 工作電源電壓: |
| DM180021 | 功能描述:開(kāi)發(fā)板和工具包 - PIC / DSPIC PIC18 Starter Kit RoHS:否 制造商:Microchip Technology 產(chǎn)品:Starter Kits 工具用于評(píng)估:chipKIT 核心:Uno32 接口類型: 工作電源電壓: |
| DM1800-434MB | 功能描述:射頻模塊 DM1800 Base Station 433.92 MHz RoHS:否 制造商:Linx Technologies 產(chǎn)品:Transceiver Modules 頻帶:902 MHz to 928 MHz 輸出功率:- 15.5 dBm to + 12.5 dBm 接口類型:UART 工作電源電壓:- 0.3 VDC to + 5.5 VDC 傳輸供電電流:38.1 mA 接收供電電流:22.7 mA 天線連接器類型:U.FL 最大工作溫度:+ 85 C 尺寸:1.15 mm x 0.63 mm x 0.131 mm |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。