- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄15535 > DM164134 (Microchip Technology)KIT DEV PIC18F4XK22 PDF資料下載
參數(shù)資料
| 型號(hào)： | DM164134 |
| 廠商： | Microchip Technology |
| 文件頁(yè)數(shù)： | 58/116頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | KIT DEV PIC18F4XK22 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | PIC® 18F |
| 類型： | MCU |
| 適用于相關(guān)產(chǎn)品： | PIC18F4XK22，PIC18F2XK22 |
| 所含物品： | 板，文檔 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)當(dāng)前第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)
PIC18FXX8
DS41159E-page 44
2006 Microchip Technology Inc.
4.9
Data Memory Organization
The data memory is implemented as static RAM. Each
register in the data memory has a 12-bit address,
allowing up to 4096 bytes of data memory. Figure 4-6
shows
the
data
memory
organization
for
the
PIC18FXX8 devices.
The data memory map is divided into as many as
16 banks that contain 256 bytes each. The lower 4 bits
of the Bank Select Register (BSR<3:0>) select which
bank will be accessed. The upper 4 bits for the BSR are
not implemented.
The data memory contains Special Function Registers
(SFRs) and General Purpose Registers (GPRs). The
SFRs are used for control and status of the controller
and peripheral functions, while GPRs are used for data
storage and scratchpad operations in the user’s appli-
cation. The SFRs start at the last location of Bank 15
(FFFh) and grow downwards. GPRs start at the first
location of Bank 0 and grow upwards. Any read of an
unimplemented location will read as ‘0’s.
The entire data memory may be accessed directly or
indirectly. Direct addressing may require the use of the
BSR register. Indirect addressing requires the use of
the File Select Register (FSR). Each FSR holds a
12-bit address value that can be used to access any
location in the data memory map without banking.
The instruction set and architecture allow operations
across all banks. This may be accomplished by indirect
addressing or by the use of the MOVFF instruction. The
MOVFF
instruction is a two-word/two-cycle instruction,
that moves a value from one register to another.
To ensure that commonly used registers (SFRs and
select GPRs) can be accessed in a single cycle,
regardless of the current BSR values, an Access Bank
is implemented. A segment of Bank 0 and a segment of
Bank 15 comprise the Access RAM. Section 4.10
“Access Bank” provides a detailed description of the
Access RAM.
4.9.1
GENERAL PURPOSE
REGISTER FILE
The register file can be accessed either directly or
indirectly. Indirect addressing operates through the File
Select Registers (FSR). The operation of indirect
addressing
is
shown
in
Enhanced MCU devices may have banked memory in
the GPR area. GPRs are not initialized by a Power-on
Reset and are unchanged on all other Resets.
Data RAM is available for use as GPR registers by all
instructions. Bank 15 (F00h to FFFh) contains SFRs.
All other banks of data memory contain GPR registers,
starting with Bank 0.
4.9.2
SPECIAL FUNCTION REGISTERS
The Special Function Registers (SFRs) are registers
used by the CPU and peripheral modules for controlling
the desired operation of the device. These registers are
implemented as static RAM. A list of these registers is
given in Table 4-1.
The SFRs can be classified into two sets: those asso-
ciated with the “core” function and those related to the
peripheral functions. Those registers related to the
“core” are described in this section, while those related
to the operation of the peripheral features are
described in the section of that peripheral feature.
The
SFRs
are
typically
distributed
among
the
peripherals whose functions they control.
The unused SFR locations will be unimplemented and
read as ‘0’s. See Table 4-1 for addresses for the SFRs.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AIUR-07-221K | INDUCTOR POWER 220UH 10% T/H |
| MAX8903CETI+ | IC DC/DC CHARGER LI+ 2A 28-TQFN |
| MAX11080GUU/V+T | IC LI/BATTERY MANAGEMENT 38TSSOP |
| MAX11081GUU+T | IC FAULT MON BATT 12CH 38-TSSOP |
| MAX11081GUU/V+T | IC FAULT MON BATT 12CH 38TSSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DM164135 | 制造商:Microchip Technology Inc 功能描述:KIT, ONEPIC DEMO BOARD, PLUS PICKIT 3 制造商:Microchip Technology Inc 功能描述:KIT, ONEPIC DEMO BOARD, PLUS PICKIT 3; SVHC:No SVHC (19-Dec-2012) ;RoHS Compliant: Yes 制造商:Microchip Technology Inc 功能描述:One PIC MCU Platform Board with PICkit 3 |
| DM164135 | 制造商:Microchip Technology Inc 功能描述:PICKIT 3 IN-CIRCUIT DEBUGGER |
| DM173001 | 功能描述:開(kāi)發(fā)板和工具包 - PIC / DSPIC PICDEM 17 PIC17CXX RoHS:否 制造商:Microchip Technology 產(chǎn)品:Starter Kits 工具用于評(píng)估:chipKIT 核心:Uno32 接口類型: 工作電源電壓: |
| DM180021 | 功能描述:開(kāi)發(fā)板和工具包 - PIC / DSPIC PIC18 Starter Kit RoHS:否 制造商:Microchip Technology 產(chǎn)品:Starter Kits 工具用于評(píng)估:chipKIT 核心:Uno32 接口類型: 工作電源電壓: |
| DM1800-434MB | 功能描述:射頻模塊 DM1800 Base Station 433.92 MHz RoHS:否 制造商:Linx Technologies 產(chǎn)品:Transceiver Modules 頻帶:902 MHz to 928 MHz 輸出功率:- 15.5 dBm to + 12.5 dBm 接口類型:UART 工作電源電壓:- 0.3 VDC to + 5.5 VDC 傳輸供電電流:38.1 mA 接收供電電流:22.7 mA 天線連接器類型:U.FL 最大工作溫度:+ 85 C 尺寸:1.15 mm x 0.63 mm x 0.131 mm |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。