- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1913 > DS1846E-010+T&R (Maxim Integrated Products)IC NV TRI-POT MEM MON 20TSSOP PDF資料下載
參數(shù)資料
| 型號(hào)： | DS1846E-010+T&R |
| 廠商： | Maxim Integrated Products |
| 文件頁(yè)數(shù)： | 14/18頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC NV TRI-POT MEM MON 20TSSOP |
| 產(chǎn)品培訓(xùn)模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標(biāo)準(zhǔn)包裝： | 2,500 |
| 接片： | 100，256 |
| 電阻（歐姆）： | 10k，100k |
| 電路數(shù)： | 3 |
| 溫度系數(shù)： | 標(biāo)準(zhǔn)值 750 ppm/°C |
| 存儲(chǔ)器類型： | 非易失 |
| 接口： | 3 線串行（設(shè)備位址） |
| 電源電壓： | 4.5 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 20-TSSOP（0.173"，4.40mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 20-TSSOP |
| 包裝： | 帶卷 (TR) |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)當(dāng)前第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)
DS1846
5 of 18
2-WIRE OPERATION
Clock and Data Transitions: The SDA pin is normally pulled high with an external resistor or device.
Data on the SDA pin may only change during SCL low time periods. Data changes during SCL high
periods indicates a start or stop condition depending on the conditions discussed below. See the timing
diagrams for further details (Figures 2 and 3).
Start Condition: A high-to-low transition of SDA with SCL high is a start condition, which must
precede any other command. See the timing diagrams for further details (Figures 2 and 3).
Stop Condition: A low-to-high transition of SDA with SCL high is a stop condition. After a read
sequence, the stop command places the DS1846 into a low-power mode. See the timing diagrams for
further details (Figures 2 and 3).
Acknowledge: All address and data bytes are transmitted through a serial protocol. The DS1846 pulls the
SDA line low during the ninth clock pulse to acknowledge that it has received each word.
Standby Mode: The DS1846 features a low-power mode that is automatically enabled after power-on,
after a stop command, and after the completion of all internal operations.
Memory Reset: After any interruption in protocol, power loss, or system reset, the following steps reset
the DS1846:
1) Clock up to nine cycles.
2) Look for SDA high in each cycle while SCL is high.
3) Create a start condition while SDA is high.
Device Addressing: The DS1846 must receive an 8-bit device address word following a start condition
to enable a specific device for a read or write operation. The address word is clocked into the DS1846
MSB to LSB. The address word consists of 101000 binary followed by A0 then the R/W bit. If the R/W
bit is high, a read operation is initiated. If the R/W bit is low, a write operation is initiated. For a device
to become active, the value of A0 must be the same as the hard-wired address pins on the DS1846. Upon
a match of written and hard-wired addresses, the DS1846 outputs a zero for one clock cycle as an
acknowledge. If the address does not match the DS1846 returns to a low-power mode.
Write Operations: After receiving a matching device address byte with the R/W bit set low, the device
goes into the write mode of operation. The master must transmit an 8-bit EEPROM memory address to
the device to define the address where the data is to be written. After the byte has been received, the
DS1846 transmits a zero for one clock cycle to acknowledge the memory address has been received. The
master must then transmit an 8-bit data word to be written into this memory address. The DS1846 again
transmits a zero for one clock cycle to acknowledge the receipt of the data byte. At this point, the master
must terminate the write operation with a stop condition. The DS1846 then enters an internally timed
write process tw to the EEPROM memory. All inputs other than those controlling the MicroMonitor are
disabled during this write cycle.
The DS1846 is capable of an 8-byte page write. A page write is initiated the same way as a byte write, but
the master does not send a stop condition after the first data byte. Instead, after the slave acknowledges
the data byte has been received, the master can send up to seven more data bytes using the same nine-
clock sequence. After a write to the last byte in the page, the address returns to the beginning of the same
page. The master must then terminate the write cycle with a stop condition or the data clocked into the
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DS1847E-010/T&R | IC RES TEMP-CNTRL 10/10K 14TSSOP |
| DS1848B-C10+ | IC RES/MEM TEMP 10/10K 16-CSBGA |
| DS1852B-000/T&R | IC MONITOR TXRX OPTICAL 25-BGA |
| DS1852B-00C+ | IC MONITOR TXRX OPTICAL 25-BGA |
| DS1854E-050 | IC RES TEMP-CNTRL 50/50K 16TSSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS1847 | 制造商:DALLAS 制造商全稱:Dallas Semiconductor 功能描述:Dual Temperature-Controlled NV Variable Resistor |
| DS1847-010 | 制造商:DALLAS 制造商全稱:Dallas Semiconductor 功能描述:Dual Temperature-Controlled NV Variable Resistor |
| DS1847-050 | 制造商:DALLAS 制造商全稱:Dallas Semiconductor 功能描述:Dual Temperature-Controlled NV Variable Resistor |
| DS1847B-010 | 功能描述:數(shù)字電位計(jì) IC RoHS:否 制造商:Maxim Integrated 電阻:200 Ohms 溫度系數(shù):35 PPM / C 容差:25 % POT 數(shù)量:Dual 每 POT 分接頭:256 弧刷存儲(chǔ)器:Volatile 緩沖刷: 數(shù)字接口:Serial (3-Wire, SPI) 描述/功能:Dual Volatile Low Voltage Linear Taper Digital Potentiometer 工作電源電壓:1.7 V to 5.5 V 電源電流:27 uA 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFN-16 封裝:Reel |
| DS1847B-010/T&R | 制造商:Maxim Integrated Products 功能描述:DUAL NV TEMP CNTRL VAR RES 10/10K T - Tape and Reel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。