- 您現(xiàn)在的位置：買(mǎi)賣IC網(wǎng) > PDF目錄1914 > DS21FF44 (Maxim Integrated Products)IC FRAMER E1 4X4 16CH 300-BGA PDF資料下載
參數(shù)資料
| 型號(hào)： | DS21FF44 |
| 廠商： | Maxim Integrated Products |
| 文件頁(yè)數(shù)： | 80/117頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC FRAMER E1 4X4 16CH 300-BGA |
| 產(chǎn)品培訓(xùn)模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標(biāo)準(zhǔn)包裝： | 40 |
| 控制器類型： | E1 調(diào)幀器 |
| 接口： | 并行/串行 |
| 電源電壓： | 2.97 V ~ 3.63 V |
| 電流 - 電源： | 300mA |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 300-BBGA |
| 供應(yīng)商設(shè)備封裝： | 300-PBGA（27x27） |
| 包裝： | 管件 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)當(dāng)前第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)
DS21FT44/DS21FF44
65 of 117
17.1. Receive Side
If the receive side elastic store is enabled (RCR2.1=1), then the user must provide either a 1.544MHz
(RCR2.2 =0) or 2.048MHz (RCR2.2=1) clock at the RSYSCLK pin. The user has the option of either
providing a frame/multiframe sync at the RSYNC pin (RCR1.5=1) or having the RSYNC pin provide a
pulse on frame/multiframe boundaries (RCR1.5=0). If the user wishes to obtain pulses at the frame
boundary, then RCR1.6 must be set to zero and if the user wishes to have pulses occur at the multiframe
boundary, then RCR1.6 must be set to one. The DS21Q44 will always indicate frame boundaries by the
RFSYNC output whether the elastic store is enabled or not. If the elastic store is enabled, then either CAS
(RCR1.7=0) or CRC4 (RCR1.7=1) multiframe boundaries will be indicated by the RMSYNC output. If
the user selects to apply a 1.544MHz clock to the RSYSCLK pin, then every fourth channel of the
received E1 data is deleted and an F-bit position (which will be forced to one) is inserted. Hence,
Channels 1, 5, 9, 13, 17, 21, 25, and 29 (timeslots 0, 4, 8, 12, 16, 20, 24, and 28) will be deleted from the
received E1 data stream. Also, in 1.544MHz applications, the RCHBLK output will not be active in
Channels 25 through 32 (or in other words, RCBR4 is not active). See Section 22 for timing details. If the
512-bit elastic buffer either fills or empties, a controlled slip will occur. If the buffer empties, then a full
frame of data (256 bits) will be repeated at RSER and the SR1.4 and RIR.3 bits will be set to a one. If the
buffer fills, then a full frame of data will be deleted and the SR1.4 and RIR.4 bits will be set to a one.
17.2. Transmit Side
The operation of the transmit elastic store is very similar to the receive side. The transmit side elastic
store is enabled by CCR3.7. A 1.544MHz (CCR3.1=0) or 2.048MHz (CCR3.1=1) clock can be applied to
the TSYSCLK input. The TSYSCLK can be a bursty clock with rates up to 8.192MHz. If the user selects
to apply a 1.544MHz clock to the TSYSCLK pin, then the data sampled at TSER will be ignored every
fourth channel. Hence, Channels 1, 5, 9, 13, 17, 21, 25, and 29 (timeslots 0, 4, 8, 12, 16, 20, 24, and 28)
are ignored. The user must supply an 8kHz frame sync pulse to the TSSYNC input. See Section 22 for
timing details. Controlled slips in the transmit elastic store are reported in the SR2.0 bit and the direction
of the slip is reported in the RIR.6 and RIR.7 bits.
18.
ADDITIONAL (Sa) AND INTERNATIONAL (Si) BIT OPERATION
Each framer in the DS21Q44 provides for access to both the Sa and the Si bits by three different methods.
The first is by a hardware scheme using the RLINK/RLCLK and TLINK/ TLCLK pins. The first method
is discussed in Section 18.1. The second involves using the internal RAF/RNAF and TAF/TNAF registers
and is discussed in Section 18.2 The third method which is covered in Section 18.3 involves an expanded
version of the second method and is one of the features added to the DS21Q44 from the original
DS21Q43 definition.
18.1. Hardware Scheme
On the receive side, all of the received data is reported at the RLINK pin. Through RCR2, the user can
control the RLCLK pin to pulse during any combination of Sa bits. This allows the user to create a clock
that can be used to capture the needed Sa bits. If RSYNC is programmed to output a frame boundary, it
will identify the Si bits. See Section 22 for detailed timing.
On the transmit side, the individual Sa bits can be either sourced from the internal TNAF register (see
Section 18.2 for details) or from the external TLINK pin. Through TCR2, the framer can be programmed
to source any combination of the additional bits from the TLINK pin. If the user wishes to pass the Sa bits
through the framer without them being altered, then the device should be set up to source all five Sa bits
by the TLINK pin and the TLINK pin should be connected to the TSER pin. Si bits can be inserted
through the TSER pin by the clearing of the TCR1.3 bit. See the timing diagrams and the transmit data
flow diagram in Section 22 for examples.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DS21FT44N+ | IC FRAMER 4X4 16CH 300-BGA |
| DS21Q352B | IC TXRX QUAD T1/E1 3.3V 256-BGA |
| DS21Q41BT | IC FRAMER T1 QUAD 128-TQFP |
| DS21Q42T+ | IC FRAMER ENHANCED T1 4X 128TQFP |
| DS21Q43-ATN | IC FRAMER E1 QUAD 5V 128-TQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS21FF44N | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS21FT40 | 制造商:DALLAS 制造商全稱:Dallas Semiconductor 功能描述:Four x Three 12 Channel E1 Framer |
| DS21FT40N | 制造商:Rochester Electronics LLC 功能描述: 制造商:Maxim Integrated Products 功能描述: |
| DS21FT42 | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC 4x4 16/4x3 12 Chnl T1/T1 Framer RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS21FT42N | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC 4x4 16/4x3 12 Chnl T1/T1 Framer RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。