DS26303: 3.3V, T1/E1/J1, Short-Haul, Octal Line Interface Unit
22 of 101
Figure 4-4. Serial Port Operation for Read Access with CLKE = 1
1
2
3
4
56
78
9
10
11
12
13
14
15
16
0
A1
A2
A3
A4
A5
D1
D2
D3
D4
D5
D6
SCLK
SDI
SDO
CSB
(lsb)
(msb)
D0
(lsb)
D7
(msb)
A6
X
4.1.3
Parallel Port Operation
When using the parallel interface on the DS26303 the user has the option for either multiplexed bus operation or
non-multiplexed bus operation. The ALE pin is pulled high in non-multiplexed bus operation. The DS26303 can
operate with either Intel or Motorola bus-timing configurations selected by MOTEL pin. This pin being high selects
the Intel mode. The parallel port is only operational if the MODESEL pin is pulled high. The following table lists all
the pins and their functions in the parallel port mode. See the timing diagrams in Section
10 for more details.
Table 4-3. Parallel Port Mode Selection and Pin Functions
MODESEL, MOTEL,
MUX
PARALLEL HOST
INTERFACE
ADDRESS, DATA, AND CONTROL
100
Non-multiplexed Motorola
CSB, ACKB, DSB, RWB, ASB, A[4:0], D[7:0],
INTB
110
Non-multiplexed Intel
CSB, RDY, WRB, RDB, ALE, A[4:0], D[7:0],
INTB
101
Multiplexed Motorola
CSB, ACKB, DSB, RWB, ASB, AD[7:0],
INTB
111
Multiplexed Intel
CSB, RDY, WRB, RDB, ALE, AD[7:0],
INTB
4.1.4
Interrupt Handling
INTB must be pulled high externally with a 10k
Ω resistor for wired-OR operation. If a wired-OR operation is not
required, the
INTB pin can be configured to be high when not active by setting register
GISC.INTM.
There are three events that can potentially trigger an interrupt: a loss of signal (LOS), driver fault monitor (DFM), or
an alarm indication signal (AIS). The interrupt functions as follows:
When a status bit
(AIS:AISn,
DFMS:DFMSn, or
LOSS:LOSn) changes on an interruptible event, the
INTB pin will go
low if the event is enabled through the corresponding interrupt-enable bit (
AISIE:AISIEn,
DFMIE:DFMIEn, or
When an interrupt occurs, the host processor must read the three interrupt status registers
(AISIS,
DFMIS, and
LOSIS) to determine the source of the interrupt. If the interrupt status registers are set for clear-on-read
(
GISC.CWE reset), the read also clears the interrupt status register, which clears the output
INTB pin. If the
interrupt status registers are set for clear-on-write
(GISC.CWE set), a 1 must be written to the interrupt status
INTB pin.
Subsequently, the host processor can read the corresponding status register (
AIS, DFMS, or
LOSS) to check
the real-time status of the event.
Note:
The BERT can also generate an interrupt. The BERT interrupt handling is described in Section
6.9.2.