IOPD SONET/SDH Frequency Select Input/Gen" />
參數(shù)資料
型號(hào): DS3106LN+
廠商: Maxim Integrated Products
文件頁數(shù): 4/92頁
文件大小: 0K
描述: IC TIMING LINE CARD 64-LQFP
產(chǎn)品培訓(xùn)模塊: Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標(biāo)準(zhǔn)包裝: 160
類型: 定時(shí)卡 IC,多路復(fù)用器
PLL:
主要目的: 以太網(wǎng),SONET/SDH,Stratum,電信
輸入: CMOS,TTL
輸出: CMOS,LVDS,LVPECL,TTL
電路數(shù): 1
比率 - 輸入:輸出: 2:2
差分 - 輸入:輸出: 無/是
頻率 - 最大: 312.5MHz
電源電壓: 1.62 V ~ 1.98 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 64-LQFP
供應(yīng)商設(shè)備封裝: 64-LQFP(10x10)
包裝: 托盤
產(chǎn)品目錄頁面: 1429 (CN2011-ZH PDF)
DS3106
12
PIN NAME
PIN DESCRIPTION
SONSDH/
GPIO4
IOPD
SONET/SDH Frequency Select Input/General-Purpose I/O 4. When
RST goes high the state
of this pin sets the reset-default state of MCR3:SONSDH, MCR6:DIG1SS, and MCR6:DIG2SS.
After
RST goes high, this pin can be used as a general-purpose I/O pin. GPCR:GPIO4D
configures this pin as an input or an output. GPCR:GPIO4O specifies the output value.
GPSR:GPIO4 indicates the state of the pin.
Reset latched values:
0 = SDH rates (N x 2.048MHz)
1 = SONET rates (N x 1.544MHz)
INTREQ/LOS
O3
Interrupt Request/Loss of Signal. Programmable (default: INTREQ). The INTCR:LOS bit
determines whether the pin indicates interrupt requests or loss of signal (i.e., loss of selected
reference).
INTCR:LOS = 0: INTREQ mode
The behavior of this pin is configured in the INTCR register. Polarity can be active high or
active low. Drive action can be push-pull or open drain. The pin can also be configured as
a general-purpose output if the interrupt request function is not needed.
INTCR:LOS = 1: LOS mode
This pin indicates the real-time state of the selected reference activity monitor (see Section
Table 6-4. SPI Bus Mode Pin Descriptions
See Section 7.9 for functional description and Section 10.4 for timing specifications.
PIN NAME
PIN DESCRIPTION
CS
IPU
Chip Select. This pin must be asserted (low) to read or write internal registers.
SCLK
I
Serial Clock. SCLK is always driven by the SPI bus master.
SDI
I
Serial Data Input. The SPI bus master transmits data to the device on this pin.
SDO
O
Serial Data Output. The device transmits data to the SPI bus master on this pin.
CPHA
I
Clock Phase. See Figure 7-4.
0 = Data is latched on the leading edge of the SCLK pulse.
1 = Data is latched on the trailing edge of the SCLK pulse.
Table 6-5. JTAG Interface Pin Descriptions
See Section 9 for functional description and Section 10.5 for timing specifications.
PIN NAME
PIN DESCRIPTION
JTRST
IPU
JTAG Test Reset (Active Low). Asynchronously resets the test access port (TAP) controller. If
not used,
JTRST can be held low or high.
JTCLK
I
JTAG Clock. Shifts data into JTDI on the rising edge and out of JTDO on the falling edge. If
not used, JTCLK can be held low or high.
JTDI
IPU
JTAG Test Data Input. Test instructions and data are clocked in on this pin on the rising edge
of JTCLK. If not used, JTDI can be held low or high.
JTDO
O3
JTAG Test Data Output. Test instructions and data are clocked out on this pin on the falling
edge of JTCLK. If not used, leave unconnected.
JTMS
IPU
JTAG Test Mode Select. Sampled on the rising edge of JTCLK and is used to place the port
into the various defined IEEE 1149.1 states. If not used connect to VDDIO or leave
unconnected.
相關(guān)PDF資料
PDF描述
DS3231MZ+ IC RTC I2C 8SOIC
DS3231SN#T&R IC RTC W/TCXO 16-SOIC
DS3232MZ+ IC RTC W/SRAM I2C 8SOIC
DS3232SN#T&R IC RTC W/TCXO 20-SOIC
DS3234S# IC RTC W/TCXO 20-SOIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DS3106LN+ 功能描述:計(jì)時(shí)器和支持產(chǎn)品 Line Card Timing IC RoHS:否 制造商:Micrel 類型:Standard 封裝 / 箱體:SOT-23 內(nèi)部定時(shí)器數(shù)量:1 電源電壓-最大:18 V 電源電壓-最小:2.7 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝:Reel
DS3107FP000 制造商:Thomas & Betts 功能描述:30A,CON,2P3W,MG,107,125V
DS3107FRAB0 制造商:Thomas & Betts 功能描述:30A,REC,2P3W,MG,107,AB0,125,SC
DS3107MP000 制造商:Thomas & Betts 功能描述:30A,PLG,2P3W,MG,107,125V
DS3107MP00K 制造商:Thomas & Betts 功能描述:30A,PLG,2P3W,MG,107,125V,CC