參數(shù)資料
型號(hào)： DS3141+
廠商： Maxim Integrated Products
文件頁(yè)數(shù)： 4/88頁(yè)
文件大?。?/td> 0K
描述： IC FRAMER DS3/E3 SNGL 144CSBGA
產(chǎn)品培訓(xùn)模塊： Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標(biāo)準(zhǔn)包裝： 160
控制器類型： DS3/E3 調(diào)幀器
接口： LIU
電源電壓： 3.135 V ~ 3.465 V
電流 - 電源： 80mA
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 144-BGA，CSPBGA
供應(yīng)商設(shè)備封裝： 144-TECSBGA（13x13）
包裝： 托盤(pán)
DS3141/DS3142/DS3143/DS3144 Single/Dual/Triple/Quad DS3/E3 Framers
12 of 88
5.4 Receive Framer System Interface Pins
NAME
TYPE
FUNCTION
ROCLK
O
Receive Output Clock. ROCLK is used to clock data out of the receive framer on RDAT. ROCLK is
normally a buffered (and optionally inverted) version of RCLK. When diagnostic loopback is active, ROCLK
is a buffered (and optionally inverted) version of TICLK. If MC4:ROCLKI = 0, data is clocked out of the
framer on the rising edge of ROCLK. If ROCLKI = 1, data is clocked out on the falling edge of ROCLK.
RDAT
O
Receive Data Output. The incoming DS3/E3 data stream is serially clocked out of the receive framer on the
RDAT pin. RDAT is normally updated on the rising edge of ROCLK. To output data on the falling edge of
ROCLK, set MC4:ROCLKI = 1. To internally invert RDAT, set MC4:RDATI = 1. To force RDAT high, set
MC4:RDATH = 1. To force RDAT low, set MC4:RDATI = MC4:RDATH = 1.
RDEN/
RGCLK
O
Receive Data Enable/Receive Gapped Clock. The receive framer can be configured to either output a data
enable (RDEN) or a gapped clock (RGCLK). In data enable mode, RDEN goes active when payload data is
available on the RDAT output pin and inactive when overhead data is present on the RDAT pin. In gapped
clock mode, RGCLK acts as a payload data clock for the RDAT output, toggling for each payload bit
position and not toggling for each framing overhead bit position. In DS3 mode, overhead data is defined as
the M bits, F bits, C bits, X bits, and P bits. In E3 mode, overhead data is defined as the FAS word, RAI bit,
and Sn bit (bits 1 to 12). To configure the receive framer for data enable mode, set MC4:RDENMS = 0. To
configure for gapped clock operation, set MC4:RDENMS = 1. RDEN is normally active high; to make RDEN
active low, set MC4:RDENI = 1. RGCLK normally is the same polarity as RCLK; to invert RGCLK, set
RSOF
O
Receive Start of Frame. RSOF indicates the DS3 or E3 frame boundary on the incoming receive data
stream. RSOF pulses high for one TICLK cycle during the last bit of each DS3 or E3 frameRSOF is
normally active high. Set MC4:RSOFI = 1 to make RSOF active low.
RLOS
O
Receive Loss of Signal. RLOS goes high when the receive framer is in a loss-of-signal (LOS) state. It
remains high as long as the LOS state persists and returns low when the framer exits the LOS state. See
Table 7-E and Table 7-F for details on the set and clear criteria for this pin. LOS status is also available
through the LOS status bit in the T3E3SR register.
ROOF
O
Receive Out of Frame. ROOF goes high when the receive framer is in an out-of-frame (OOF) state. It
remains high as long as the OOF state persists and returns low when the framer synchronizes. See Table
7-E and Table 7-F for details on the set and clear criteria for this pin. OOF status is also available through
the OOF status bit in the T3E3SR register.
RECU
I
Receive Error-Counter Update Strobe. Through the AECU control bit in the MC1 register, the device can be
configured to use this asynchronous input to initiate an update of the internal error counters in all the
framers on the device. A 0-to-1 transition on the RECU pin causes the device to load the error counter
registers with the latest internal error counts. This signal must be returned low before a subsequent update
of the error counters can occur. After toggling the RECU pin, the host processor must wait at least 100ns
before reading the error counter registers to allow the device time to load the registers. This signal is
logically ORed with the MECU control bit in MC1. If this signal is not used, it should be wired low.
相關(guān)PDF資料
PDF描述
DS31412N IC 12CH DS3/3 FRAMER 349-BGA
DS3150TN IC LIU T3/E3/STS-1 IND 48-TQFP
DS3154N+ IC LIU DS3/E3/STS-1 QD 144CSBGA
DS3164+ IC ATM/PACKET PHY QUAD 400-BGA
DS3170+ IC TXRX DS3/E3 100-CSBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DS3141+ 功能描述:網(wǎng)絡(luò)控制器與處理器 IC Single DS3/E3 Framer RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS314-1010NR WAF 制造商:ON Semiconductor 功能描述:
DS31412 功能描述:網(wǎng)絡(luò)控制器與處理器 IC 12 Port DS3/E3 Framer RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS31412N 功能描述:網(wǎng)絡(luò)控制器與處理器 IC 12 Port DS3/E3 Framer RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS31415 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:3-Input, 4-Output, Single DPLL Timing IC with Sub-ps Output Jitter and 1588 Clock
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*