- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376998 > DSP101 DSP-Compatible Sampling Single/Dual ANALOG-TO-DIGITAL CONVERTERS PDF資料下載
參數(shù)資料
| 型號： | DSP101 |
| 英文描述： | DSP-Compatible Sampling Single/Dual ANALOG-TO-DIGITAL CONVERTERS |
| 中文描述： | DSP兼容采樣單/雙模擬數(shù)字轉(zhuǎn)換器 |
| 文件頁數(shù)： | 10/22頁 |
| 文件大?。?/td> | 252K |
| 代理商： | DSP101 |
DSP101/102
10
FIGURE 4. Output Structure of DSP102.
DATA TRANSFER
The internal A/Ds generate 18 bits of data, transmitting the
data MSB first. When read by a DSP IC programmed to
accept 16 bits of data, the first 16 MSB bits of data from the
DSP101, or each channel of the DSP102, will be shifted into
the processor’s input shift register, and the last two least
significant bits of data from the A/D will be ignored,
although they will still be present on the serial data line.
When the DSP processor is programmed to accept words of
more than 16-bit length (typically 24-bit or 32-bit), the
DSP101 and DSP102 will transmit the full 18-bit conversion
results, after which the information input on the TAG input
(or TAGA and TAGB on the DSP102) will be appended to
the output word. (See Tag Feature below.)
In the Cascade Mode, the DSP102 will first transmit the 16
MSBs from channel A, followed by the full 18 bits from
channel B, although DSP processors programmed to accept
32 bits of data will ignore the final two bits of information
on Channel B. See the DSP102 Cascade Mode section below
for details of the Cascade mode.
DATA SYNCHRONIZATION
A convert command both initiates a conversion and starts
the process for transmitting data from the previous conver-
sion. Convert commands can come at any time, completely
asynchronous to the conversion clock or the bit clock, and
the conversion clock may also be independent of the bit
clock. The DSP101 and DSP102 internally synchronize the
output data, Sync pulse, and Tag inputs to the bit clock.
While the convert command, conversion clock and bit clock
can be asynchronous, system performance is usually en-
hanced by synchronizing all of them to a system master
clock, whenever the application permits. This minimizes
changes in digital loads and currents when the critical S/H
transition and A/D bit decisions are occurring. Within the
DSP101 and DSP102 themselves, running asynchronous
convert commands, conversion clocks and bit clocks typi-
cally degrades performance only several dB, as shown in the
various typical performance curves, but the system board
design can easily have more effect.
When a convert command is received, the internal logic
generates an appropriate Sync pulse, synchronized to XCLK,
as shown in Figure 1. The output Sync pulse will be active
High or active Low depending on whether a HIGH or a
LOW, respectively, is input at SSF (pin 12).
The convert command also causes the conversion results
from the previous conversion to be loaded into the output
shift register, synchronous to XCLK. Figure 4 shows the
operation of the internal data shift registers on the DSP102.
The DSP101 is basically similar, but includes only the top of
the figure, showing the SOUTA path.
(LSB)
18
16
14
12
10
8
6
4
2
(MSB)
1
18-bit Register
Channel B Conversion Results from SAR
Shift/Load
(1)
CONV
CLKIN
XCLK
TAGB
18
(LSB)
D
1
16
14
12
10
8
6
4
2
1
(MSB)
18-bit Register
Channel A Conversion Results from SAR
CONV
CLKIN
XCLK
Shift/Load
(1)
TAGA
18-bit Shift Register
18-bit Shift Register
18-bit Shift Register
18-bit Shift Register
SOUTA
SOUTB
D
2
E
CASC
NOTE: (1) Signal internal to DSP101/DSP102 which also generates SYNC pulse.
RCK
D1
D1
D
RCK
D
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DSP101JP | DSP-Compatible Sampling Single/Dual ANALOG-TO-DIGITAL CONVERTERS |
| DSP101KP | DSP-Compatible Sampling Single/Dual ANALOG-TO-DIGITAL CONVERTERS |
| DSP102JP | DSP-Compatible Sampling Single/Dual ANALOG-TO-DIGITAL CONVERTERS |
| DSP102KP | TVS 400W 6.0V UNIDIRECT SMA |
| DSP10 | Power Rectifier |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DSP101/DSP102 | 制造商:BB 制造商全稱:BB 功能描述:DSP101. DSP102 - DSP-Compatible Sampling Single |
| DSP101_05 | 制造商:BB 制造商全稱:BB 功能描述:DSP-Compatible Sampling Single/Dual ANALOG-TO-DIGITAL CONVERTERS |
| DSP1012 | 制造商:TDK-Lambda Corporation 功能描述:AC/DC Power Supply Single-OUT 12V 0.83A 10W 制造商:TDK-Lambda Corporation 功能描述:AC/DC PS SGL-OUT 12V 0.83A 10W - Bulk 制造商:TDK 功能描述:PWR SUP DIN RAIL 12V 10.0W .83A |
| DSP10-12 | 功能描述:DIN導(dǎo)軌式電源 10W 12V 0.83A DIN Rail 115-230VAC RoHS:否 制造商:Mean Well 產(chǎn)品:Linear Supplies 商用/醫(yī)用:Commercial 輸出功率額定值:960 W 輸入電壓:180 VAC to 264 VAC, 254 VDC to 370 VDC 輸出端數(shù)量:1 輸出電壓（通道 1）:48 V 輸出電流（通道 1）: 輸出電壓（通道 2）: 輸出電流（通道 2）: 輸出電壓（通道 3）: 輸出電流（通道 3）: 尺寸:150 mm L x 110 mm W |
| DSP10-12 | 制造商:TDK-Lambda Corporation 功能描述:Switch Mode Power Supply |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。