參數(shù)資料
型號: DSP56321VL275
廠商: Freescale Semiconductor
文件頁數(shù): 36/84頁
文件大?。?/td> 0K
描述: IC DSP 24BIT 275MHZ 196-MAPBGA
標(biāo)準(zhǔn)包裝: 126
系列: DSP56K/Symphony
類型: 定點(diǎn)
接口: 主機(jī)接口,SSI,SCI
時鐘速率: 275MHz
非易失內(nèi)存: ROM(576 B)
芯片上RAM: 576kB
電壓 - 輸入/輸出: 3.30V
電壓 - 核心: 1.60V
工作溫度: -40°C ~ 100°C
安裝類型: 表面貼裝
封裝/外殼: 196-FBGA
供應(yīng)商設(shè)備封裝: 196-MAPBGA(15x15)
包裝: 托盤
AC Electrical Characteristics
DSP56321 Technical Data, Rev. 11
Freescale Semiconductor
2-21
2.4.7
SCI Timing
Table 2-11.
SCI Timings
No.
Characteristics1
Symbol
Expression
200 MHz
220 MHz
240 MHz
275 MHz
Uni
t
Min
Max
Min
Max
Min
Max
Min
Max
400
Synchronous clock cycle
tSCC
2
16
× TC
80.0
72.8
66.7
58.0
ns
401
Clock low period
tSCC/2 10.0
30.0
26.4
23.4
19.0
ns
402
Clock high period
tSCC/2 10.0
30.0
26.4
23.4
19.0
ns
403
Output data setup to
clock falling edge
(internal clock)
tSCC/4 + 0.5 × TC 17.0
5.5
3.5
1.76
–0.68
ns
404
Output data hold after
clock rising edge (internal
clock)
tSCC/4 1.5 × TC
13
11.5
10
9.04
ns
405
Input data setup time
before clock rising edge
(internal clock)
tSCC/4 + 0.5 × TC + 25.0
47.5
45.5
43.8
41.32
ns
406
Input data not valid
before clock rising edge
(internal clock)
tSCC/4 + 0.5 × TC 5.5
17.0
15.0
13.8
10.81
ns
407
Clock falling edge to
output data valid (external
clock)
32.0
32.0
32.0
32.0
ns
408
Output data hold after
clock rising edge
(external clock)
TC + 8.0
13.0
12.6
12.2
11.64
ns
409
Input data setup time
before clock rising edge
(external clock)
0.0
0.0
0.0
0.0
ns
410
Input data hold time after
clock rising edge
(external clock)
9.0
9.0
9.0
9.0
ns
411
Asynchronous clock cycle
tACC
3
64
× TC
320.0
291.2
266.9
232.0
ns
412
Clock low period
tACC/2 10.0
150.0
135.6
123.5
106.0
ns
413
Clock high period
tACC/2 10.0
150.0
135.6
123.5
106.0
ns
414
Output data setup to
clock rising edge (internal
clock)
tACC/2 30.0
130.0
115.6
103.5
86.0
ns
415
Output data hold after
clock rising edge (internal
clock)
tACC/2 30.0
130.0
115.6
103.5
86.0
ns
Notes:
1.
VCCQH = 3.3 V ± 0.3 V, VCCQL = 1.6 V ± 0.1 V; TJ = –40°C to +100 °C, CL = 50 pF.
2.
tSCC = synchronous clock cycle time (for internal clock, tSCC is determined by the SCI clock control register and TC).
3.
tACC = asynchronous clock cycle time; value given for 1X Clock mode (for internal clock, tACC is determined by the SCI clock
control register and TC).
4.
In the timing diagrams that follow, the SCLK is drawn using the clock falling edge as a the first reference. Clock polarity is
programmable in the SCI Control Register (SCR). Refer to the
DSP56321 Reference Manual for details.
相關(guān)PDF資料
PDF描述
HCM03DSUN CONN EDGECARD 6POS .156 DIP SLD
GMA50DRST-S288 CONN EDGECARD 100POS .125 EXTEND
ABM36DRST-S288 CONN EDGECARD EXTEND 72POS .156
ACM28DTAH-S189 CONN EDGECARD 56POS R/A .156 SLD
DSP56321VL240 IC DSP 24BIT 240MHZ 196-MAPBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DSP56321VL275 制造商:Freescale Semiconductor 功能描述:Digital Signal Processor (DSP) IC
DSP56362 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:24-Bit Audio Digital Signal Processor
DSP56362AD 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:24-Bit Audio Digital Signal Processor
DSP56362D 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:24-Bit Audio Digital Signal Processor
DSP56362EVMUPUM 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP56362EVMUPUM DPSD56362EVM Upgrade Manual Revision 3.1