- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄19497 > DSP56321VL275 (Freescale Semiconductor)IC DSP 24BIT 275MHZ 196-MAPBGA PDF資料下載
參數(shù)資料
| 型號： | DSP56321VL275 |
| 廠商： | Freescale Semiconductor |
| 文件頁數(shù)： | 39/84頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DSP 24BIT 275MHZ 196-MAPBGA |
| 標(biāo)準(zhǔn)包裝： | 126 |
| 系列： | DSP56K/Symphony |
| 類型： | 定點(diǎn) |
| 接口： | 主機(jī)接口，SSI，SCI |
| 時(shí)鐘速率： | 275MHz |
| 非易失內(nèi)存： | ROM（576 B） |
| 芯片上RAM： | 576kB |
| 電壓 - 輸入/輸出： | 3.30V |
| 電壓 - 核心： | 1.60V |
| 工作溫度： | -40°C ~ 100°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 196-FBGA |
| 供應(yīng)商設(shè)備封裝： | 196-MAPBGA（15x15） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁當(dāng)前第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁
DSP56321 Technical Data, Rev. 11
2-24
Freescale Semiconductor
Specifications
451 TXC rising edge to FST out (word-
length) low
—
12.5
8.3
—
12.5
8.3
—
12.5
8.3
—
12.5
8.3
x ck
i ck
ns
452 TXC rising edge to data out enable from
high impedance
—
12.5
8.3
—
12.5
8.3
—
12.5
8.3
—
12.5
8.3
x ck
i ck
ns
453 TXC rising edge to Transmitter 0 drive
enable assertion
—
12.5
13.5
—
12.5
13.5
—
12.5
13.5
—
12.5
13.5
x ck
i ck
ns
454 TXC rising edge to data out valid
—
12.5
8.3
—
12.5
8.3
—
12.5
8.3
—
12.5
8.3
x ck
i ck
ns
455 TXC rising edge to data out high
impedance
3
—
30.0
8.3
—
30.0
8.3
—
30.0
8.3
—
30.0
8.3
x ck
i ck
ns
456 TXC rising edge to Transmitter 0 drive
enable deassertion3
—
12.5
8.3
—
12.5
8.3
—
12.5
8.3
—
12.5
8.3
x ck
i ck
ns
457 FST input (bl, wr) setup time before
TXC falling edge2
5.0
10.0
—
5.0
10.0
—
5.0
10.0
—
5.0
10.0
—
x ck
i ck
ns
458 FST input (wl) to data out enable from
high impedance
—
15.0
8.0
—
15.0
8.0
—
15.0
8.0
—
15.0
8.0
x ck
i ck
ns
459 FST input (wl) to Transmitter 0 drive
enable assertion
—
15.0
18.0
—
15.0
18.0
—
15.0
18.0
—
15.0
18.0
x ck
i ck
ns
460 FST input (wl) setup time before TXC
falling edge
5.0
10.0
—
5.0
10.0
—
5.0
10.0
—
5.0
10.0
—
x ck
i ck
ns
461 FST input hold time after TXC falling
edge
3.8
5.0
—
3.8
5.0
—
3.8
5.0
—
3.8
5.0
—
x ck
i ck
ns
462 Flag output valid after TXC rising edge
—
12.5
8.3
—
12.5
8.3
—
12.5
8.3
—
12.5
8.3
x ck
i ck
ns
Notes:
1.
For the internal clock, the external clock cycle is defined by the instruction cycle time (timing 7 in Table 2-5 on page 2-4) and the
ESSI control register. TECCX must be ≥ TC × 3, in accordance with the note below Table 7-1 in the DSP56321 Reference
Manual. TECCI must be ≥ TC × 4, in accordance with the explanation of CRA[PSR] and the ESSI Clock Generator Functional
Block Diagram shown in Figure 7-3 of the DSP56321 Reference Manual.
2.
The word-length-relative frame sync signal waveform operates the same way as the bit-length frame sync signal waveform, but
spreads from one serial clock before the first bit clock (same as the Bit Length Frame Sync signal) until the one before last bit
clock of the first word in the frame.
3.
Periodically sampled and not 100 percent tested
4.
VCCQH = 3.3 V ± 0.3 V, VCCQL = 1.6 V ± 0.1 V; TJ = 0°C to +85°C, CL = 50 pF
5.
TXC (SCK Pin) = Transmit Clock
RXC (SC0 or SCK Pin) = Receive Clock
FST (SC2 Pin) = Transmit Frame Sync
FSR (SC1 or SC2 Pin) Receive Frame Sync
6.
i ck = Internal Clock; x ck = External Clock
i ck a = Internal Clock, Asynchronous Mode (asynchronous implies that TXC and RXC are two different clocks)
i ck s = Internal Clock, Synchronous Mode (synchronous implies that TXC and RXC are the same clock)
7.
In the timing diagrams below, the clocks and frame sync signals are drawn using the clock falling edge as a the first reference.
Clock and frame sync polarities are programmable in Control Register B (CRB). Refer to the
DSP56321 Reference Manual for
details.
Table 2-12.
ESSI Timings (Continued)
No.
Characteristics4, 6
Symbol Expression
200 MHz
220 MHz
240 MHz
275 MHz
Cond-
ition5
Unit
Min Max Min Max Min Max Min Max
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HCM03DSUN | CONN EDGECARD 6POS .156 DIP SLD |
| GMA50DRST-S288 | CONN EDGECARD 100POS .125 EXTEND |
| ABM36DRST-S288 | CONN EDGECARD EXTEND 72POS .156 |
| ACM28DTAH-S189 | CONN EDGECARD 56POS R/A .156 SLD |
| DSP56321VL240 | IC DSP 24BIT 240MHZ 196-MAPBGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DSP56321VL275 | 制造商:Freescale Semiconductor 功能描述:Digital Signal Processor (DSP) IC |
| DSP56362 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:24-Bit Audio Digital Signal Processor |
| DSP56362AD | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:24-Bit Audio Digital Signal Processor |
| DSP56362D | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:24-Bit Audio Digital Signal Processor |
| DSP56362EVMUPUM | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP56362EVMUPUM DPSD56362EVM Upgrade Manual Revision 3.1 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。