參數(shù)資料
型號: DSP56321VL275
廠商: Freescale Semiconductor
文件頁數(shù): 60/84頁
文件大小: 0K
描述: IC DSP 24BIT 275MHZ 196-MAPBGA
標準包裝: 126
系列: DSP56K/Symphony
類型: 定點
接口: 主機接口,SSI,SCI
時鐘速率: 275MHz
非易失內(nèi)存: ROM(576 B)
芯片上RAM: 576kB
電壓 - 輸入/輸出: 3.30V
電壓 - 核心: 1.60V
工作溫度: -40°C ~ 100°C
安裝類型: 表面貼裝
封裝/外殼: 196-FBGA
供應(yīng)商設(shè)備封裝: 196-MAPBGA(15x15)
包裝: 托盤
Power Consumption Considerations
DSP56321 Technical Data, Rev. 11
Freescale Semiconductor
4-3
Consider all device loads as well as parasitic capacitance due to PCB traces when you calculate
capacitance. This is especially critical in systems with higher capacitive loads that could create higher
transient currents in the VCC and GND circuits.
All inputs must be terminated (that is, not allowed to float) by CMOS levels except for the three pins with
internal pull-up resistors (TRST, TMS, DE).
The following pins must be asserted during the power-up sequence: RESET and TRST. A stable EXTAL
signal should be supplied before deassertion of RESET. If the VCC reaches the required level before
EXTAL is stable or other “required RESET duration” conditions are met (see Table 2-7), the device
circuitry can be in an uninitialized state that may result in significant power consumption and heat-up.
Designs should minimize this condition to the shortest possible duration.
Ensure that during power-up, and throughout the DSP56321 operation, VCCQH is always higher or equal to
the VCCQL voltage level.
If multiple DSP devices are on the same board, check for cross-talk or excessive spikes on the supplies due
to synchronous operation of the devices.
The Port A data bus (D[0–23]), HI08, ESSI0, ESSI1, SCI, and timers all use internal keepers to maintain the
last output value even when the internal signal is tri-stated. Typically, no pull-up or pull-down resistors
should be used with these signal lines. However, if the DSP is connected to a device that requires pull-up
resistors (such as an MPC8260), the recommended resistor value is 10 K
or less. If more than one DSP
must be connected in parallel to the other device, the pull-up resistor value requirement changes as
follows:
—2 DSPs = 5 K
(mask sets 0K91M and 1K91M)/7 K (mask set 0K93M) or less
—3 DSPs = 3 K
(mask sets 0K91M and 1K91M)/4 K (mask set 0K93M) or less
—4 DSPs = 2 K
(mask sets 0K91M and 1K91M)/3 K (mask set 0K93M) or less
—5 DSPs = 1.5 K
(mask sets 0K91M and 1K91M)/2 K (mask set 0K93M) or less
—6 DSPs = 1 K
(mask sets 0K91M and 1K91M)/1.5 K (mask set 0K93M) or less
Note:
Refer to EB610/D DSP56321/DSP56321T Power-Up Sequencing Guidelines for detailed information
about minimizing power consumption during startup.
4.3 Power Consumption Considerations
Power dissipation is a key issue in portable DSP applications. Some of the factors affecting current consumption
are described in this section. Most of the current consumed by CMOS devices is alternating current (ac), which is
charging and discharging the capacitances of the pins and internal nodes.
Current consumption is described by this formula:
Equation 3:
Where:
C
=
node/pin capacitance
V
=
voltage swing
f
=
frequency of node/pin toggle
Example 4-1. Current Consumption
For a Port A address pin loaded with 50 pF capacitance, operating at 3.3 V, with a 66 MHz clock, toggling at its maximum possible rate (33
MHz), the current consumption is expressed in Equation 4.
IC
V
f
×
=
相關(guān)PDF資料
PDF描述
HCM03DSUN CONN EDGECARD 6POS .156 DIP SLD
GMA50DRST-S288 CONN EDGECARD 100POS .125 EXTEND
ABM36DRST-S288 CONN EDGECARD EXTEND 72POS .156
ACM28DTAH-S189 CONN EDGECARD 56POS R/A .156 SLD
DSP56321VL240 IC DSP 24BIT 240MHZ 196-MAPBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DSP56321VL275 制造商:Freescale Semiconductor 功能描述:Digital Signal Processor (DSP) IC
DSP56362 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:24-Bit Audio Digital Signal Processor
DSP56362AD 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:24-Bit Audio Digital Signal Processor
DSP56362D 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:24-Bit Audio Digital Signal Processor
DSP56362EVMUPUM 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP56362EVMUPUM DPSD56362EVM Upgrade Manual Revision 3.1