參數(shù)資料
型號(hào): EPM7064AETI44-7N
廠商: Altera
文件頁(yè)數(shù): 17/64頁(yè)
文件大小: 0K
描述: IC MAX 7000 CPLD 64 44-TQFP
產(chǎn)品變化通告: Bond Wire Change 4/Sept/2008
標(biāo)準(zhǔn)包裝: 480
系列: MAX® 7000A
可編程類型: 系統(tǒng)內(nèi)可編程
最大延遲時(shí)間 tpd(1): 7.5ns
電壓電源 - 內(nèi)部: 3 V ~ 3.6 V
邏輯元件/邏輯塊數(shù)目: 4
宏單元數(shù): 64
門數(shù): 1250
輸入/輸出數(shù): 36
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 44-TQFP
供應(yīng)商設(shè)備封裝: 44-TQFP(10x10)
包裝: 托盤
產(chǎn)品目錄頁(yè)面: 604 (CN2011-ZH PDF)
其它名稱: 544-2011
EPM7064AETI44-7N-ND
24
Altera Corporation
MAX 7000A Programmable Logic Device Data Sheet
Programmable
Speed/Power
Control
MAX 7000A devices offer a power-saving mode that supports low-power
operation across user-defined signal paths or the entire device. This
feature allows total power dissipation to be reduced by 50% or more
because most logic applications require only a small fraction of all gates to
operate at maximum frequency.
The designer can program each individual macrocell in a MAX 7000A
device for either high-speed (i.e., with the Turbo BitTM option turned on)
or low-power operation (i.e., with the Turbo Bit option turned off). As a
result, speed-critical paths in the design can run at high speed, while the
remaining paths can operate at reduced power. Macrocells that run at low
power incur a nominal timing delay adder (tLPA) for the tLAD, tLAC, tIC,
tEN, tSEXP, tACL, and tCPPW parameters.
Output
Configuration
MAX 7000A device outputs can be programmed to meet a variety of
system-level requirements.
MultiVolt I/O Interface
The MAX 7000A device architecture supports the MultiVolt I/O interface
feature, which allows MAX 7000A devices to connect to systems with
differing supply voltages. MAX 7000A devices in all packages can be set
for 2.5-V, 3.3-V, or 5.0-V I/O pin operation. These devices have one set of
VCC
pins for internal operation and input buffers (VCCINT), and another
set for I/O output drivers (VCCIO).
The VCCIO pins can be connected to either a 3.3-V or 2.5-V power supply,
depending on the output requirements. When the VCCIO pins are
connected to a 2.5-V power supply, the output levels are compatible with
2.5-V systems. When the VCCIO pins are connected to a 3.3-V power
supply, the output high is at 3.3 V and is therefore compatible with 3.3-V
or 5.0-V systems. Devices operating with VCCIO levels lower than 3.0 V
incur a slightly greater timing delay of tOD2 instead of tOD1. Inputs can
always be driven by 2.5-V, 3.3-V, or 5.0-V signals.
Table 12 describes the MAX 7000A MultiVolt I/O support.
Table 12. MAX 7000A MultiVolt I/O Support
VCCIO Voltage
Input Signal (V)
Output Signal (V)
2.5
3.3
5.0
2.5
3.3
5.0
2.5
vvvv
3.3
vvv
vv
相關(guān)PDF資料
PDF描述
VI-21B-CY-F3 CONVERTER MOD DC/DC 95V 50W
4-640861-5 15P MTA156 EDGE CONN ASSY LF
GBC17DRES-S13 CONN EDGECARD 34POS .100 EXTEND
EPM7064STI44-7 IC MAX 7000 CPLD 64 44-TQFP
LTC4224IDDB-1#TRPBF IC CNTRLR HOT SWAP DUAL 10-DFN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EPM7064B 制造商:ALTERA 制造商全稱:Altera Corporation 功能描述:Programmable Logic Device
EPM7064BBC169-3 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ASIC
EPM7064BBC169-5 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ASIC
EPM7064BBC169-7 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ASIC
EPM7064BBC49-3 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ASIC