- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17110 > EVAL-ADUC812QSZ (Analog Devices Inc)BOARD EVALUATION FOR ADUC812 PDF資料下載
參數(shù)資料
| 型號： | EVAL-ADUC812QSZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 55/57頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVALUATION FOR ADUC812 |
| 產(chǎn)品培訓(xùn)模塊： | Process Control |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | QuickStart™ 套件 |
| 類型： | MCU |
| 適用于相關(guān)產(chǎn)品： | ADuC812 |
| 所含物品： | 評估板、電源、纜線、軟件和說明文檔 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁當(dāng)前第55頁第56頁第57頁
REV.
ADuC812
–7–
PIN FUNCTION DESCRIPTIONS
Mnemonic
Type
Function
DVDD
P
Digital Positive Supply Voltage, 3 V or 5 V Nominal.
AVDD
P
Analog Positive Supply Voltage, 3 V or 5 V Nominal.
CREF
I
Decoupling Input for On-Chip Reference. Connect 0.1 μF between this pin and AGND.
VREF
I/O
Reference Input/Output. This pin is connected to the internal reference through a series resistor and is the
reference source for the ADC. The nominal internal reference voltage is 2.5 V, which appears at the pin.
This pin can be overdriven by an external reference.
AGND
G
Analog Ground. Ground reference point for the analog circuitry.
P1.0–P1.7
I
Port 1 is an 8-bit input port only. Unlike other ports, Port 1 defaults to Analog Input mode. To configure
any of these Port Pins as a digital input, write a 0 to the port bit. Port 1 pins are multifunctional and share
the following functionality.
ADC0–ADC7
I
Analog Inputs. Eight single-ended analog inputs. Channel selection is via ADCCON2 SFR.
T2
I
Timer 2 Digital Input. Input to Timer/Counter 2. When enabled, Counter 2 is incremented in response to a
1 to 0 transition of the T2 input.
T2EX
I
Digital Input. Capture/Reload trigger for Counter 2; also functions as an Up/Down control input for
Counter 2.
SS
I
Slave Select Input for the SPI Interface.
SDATA
I/O
User selectable, I
2C Compatible or SPI Data Input/Output Pin.
SCLOCK
I/O
Serial Clock Pin for I
2C Compatible or SPI Serial Interface Clock.
MOSI
I/O
SPI Master Output/Slave Input Data I/O Pin for SPI Interface.
MISO
I/O
SPI Master Input/Slave Output Data I/O Pin for SPI Serial Interface.
DAC0
O
Voltage Output from DAC0.
DAC1
O
Voltage Output from DAC1.
RESET
I
Digital Input. A high level on this pin for 24 master clock cycles while the oscillator is running resets the
device. External power-on reset (POR) circuity must be implemented to drive the RESET pin as described
in the Power-On Reset Operation section.
P3.0–P3.7
I/O
Port 3 is a bidirectional port with internal pull-up resistors. Port 3 pins that have 1s written to them are
pulled high by the internal pull-up resistors; in that state they can be used as inputs. As inputs, Port 3 pins
being pulled externally low will source current because of the internal pull-up resistors. Port 3 pins also
contain various secondary functions that are described below.
RxD
I/O
Receiver Data Input (Asynchronous) or Data Input/Output (Synchronous) of Serial (UART) Port
TxD
O
Transmitter Data Output (Asynchronous) or Clock Output (Synchronous) of Serial (UART) Port
INT0
I
Interrupt 0, programmable edge or level triggered Interrupt input,
INT0 can be programmed to one of two
priority levels. This pin can also be used as a gate control input to Timer 0.
INT1
I
Interrupt 1, programmable edge or level triggered Interrupt input,
INT1 can be programmed to one of two
priority levels. This pin can also be used as a gate control input to Timer 1.
T0
I
Timer/Counter 0 Input.
T1
I
Timer/Counter 1 Input.
CONVST
I
Active Low Convert Start Logic Input for the ADC Block when the External Convert Start Function is Enabled.
A low-to-high transition on this input puts the track-and-hold into its hold mode and starts conversion.
WR
O
Write Control Signal, Logic Output. Latches the data byte from Port 0 into the external data memory.
RD
O
Read Control Signal, Logic Output. Enables the external data memory to Port 0.
XTAL2
O
Output of the Inverting Oscillator Amplifier.
XTAL1
I
Input to the Inverting Oscillator Amplifier and to the Internal Clock Generator Circuits.
DGND
G
Digital Ground. Ground reference point for the digital circuitry.
P2.0–P2.7
I/O
Port 2 is a bidirectional port with internal pull-up resistors. Port 2 pins that have 1s written to them are
(A8–A15)
pulled high by the internal pull-up resistors; in that state they can be used as inputs. As inputs, Port 2
(A16–A23)
pins being pulled externally low will source current because of the internal pull-up resistors. Port 2 emits the
high order address bytes during fetches from external program memory and middle and high order address
bytes during accesses to the external 24-bit external data memory space.
F
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ECM30DCWD | CONN EDGECARD 60POS DIP .156 SLD |
| ADR03WARZ-R7 | IC VREF SERIES PREC 2.5V 8SOIC |
| SC43B-1R4 | INDUCTOR SMD 1.4UH 2.20A 7.96MHZ |
| REC5-2415SRWZ/H4/C | CONV DC/DC 5W 9-36VIN 15VOUT |
| VI-J4F-EZ | CONVERTER MOD DC/DC 72V 25W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-ADUC814MK | 制造商:Analog Devices 功能描述:Evaluation Board For Micro-Converter, Small Packag 12-Bit ADC With Embedded Flash MCU 制造商:Analog Devices 功能描述:MICROCONVEMICROCNVRTR, SMALL PACKAG 12-BIT ADC W/ EMBEDDED F - Bulk 制造商:Analog Devices 功能描述:Microcontroller Development Tool |
| EVAL-ADUC814QS | 制造商:Analog Devices 功能描述:8052 ADUC814 QUICKSTART DEV KIT |
| EVAL-ADUC814QS-U | 制造商:Analog Devices 功能描述:QUICK START DEVL SYST EVAL BOARD I.C. - Bulk |
| EVAL-ADUC814QSZ | 功能描述:KIT DEV FOR ADUC814 MICROCONVRTR RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 通用嵌入式開發(fā)板和套件（MCU、DSP、FPGA、CPLD等） 系列:QuickStart™ 套件 標(biāo)準(zhǔn)包裝:1 系列:PICDEM™ 類型:MCU 適用于相關(guān)產(chǎn)品:PIC10F206，PIC16F690，PIC16F819 所含物品:板，線纜，元件，CD，PICkit 編程器 產(chǎn)品目錄頁面:659 (CN2011-ZH PDF) |
| EVAL-ADUC814QSZ | 制造商:Analog Devices 功能描述:EVAL BOARD, ADUC814 8052 CORE ANALOG MCU |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。