- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17110 > EVAL-ADUC812QSZ (Analog Devices Inc)BOARD EVALUATION FOR ADUC812 PDF資料下載
參數(shù)資料
| 型號： | EVAL-ADUC812QSZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 56/57頁 |
| 文件大小： | 0K |
| 描述： | BOARD EVALUATION FOR ADUC812 |
| 產(chǎn)品培訓(xùn)模塊： | Process Control |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | QuickStart™ 套件 |
| 類型： | MCU |
| 適用于相關(guān)產(chǎn)品： | ADuC812 |
| 所含物品： | 評估板、電源、纜線、軟件和說明文檔 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁當(dāng)前第56頁第57頁
REV.
ADuC812
–8–
Mnemonic
Type
Function
PSEN
O
Program Store Enable, Logic Output. This output is a control signal that enables the external program
memory to the bus during external fetch operations. It is active every six oscillator periods except during
external data memory accesses. This pin remains high during internal program execution.
PSEN can also be
used to enable serial download mode when pulled low through a resistor on power-up or RESET.
ALE
O
Address Latch Enable, Logic Output. This output is used to latch the low byte (and page byte for 24-bit
address space accesses) of the address into external memory during normal operation. It is activated every
six oscillator periods except during an external data memory access.
EA
I
External Access Enable, Logic Input. When held high, this input enables the device to fetch code from
internal program memory locations 0000H to 1FFFH. When held low, this input enables the device to fetch
all instructions from external program memory.
P0.7–P0.0
I/O
Port 0 is an 8-bit open-drain bidirectional I/O port. Port 0 pins that have 1s written to them float and in
(A0–A7)
that state can be used as high impedance inputs. Port 0 is also the multiplexed low order address and data
bus during accesses to external program or data memory. In this application, it uses strong internal pull-ups
when emitting 1s.
TERMINOLOGY
ADC SPECIFICATIONS
Integral Nonlinearity
This is the maximum deviation of any code from a straight line
passing through the endpoints of the ADC transfer function.
The endpoints of the transfer function are zero scale, a point
1/2 LSB below the first code transition, and full scale, a point
1/2 LSB above the last code transition.
Differential Nonlinearity
This is the difference between the measured and the ideal 1 LSB
change between any two adjacent codes in the ADC.
Offset Error
This is the deviation of the first code transition (0000 . . . 000)
to (0000 . . . 001) from the ideal, i.e., +1/2 LSB.
Full-Scale Error
This is the deviation of the last code transition from the ideal
AIN voltage (Full Scale – 1.5 LSB) after the offset error has
been adjusted out.
Signal-to-(Noise + Distortion) Ratio
This is the measured ratio of signal-to-(noise + distortion) at the
output of the ADC. The signal is the rms amplitude of the fun-
damental. Noise is the rms sum of all nonfundamental signals up
to half the sampling frequency (fS/2), excluding dc. The ratio is
dependent upon the number of quantization levels in the digiti-
zation process; the more levels, the smaller the quantization
noise. The theoretical signal-to-(noise + distortion) ratio for an
ideal N-bit converter with a sine wave input is given by:
Signal-to-(Noise + Distortion) = (6.02N + 1.76) dB
Thus for a 12-bit converter, this is 74 dB.
Total Harmonic Distortion
Total Harmonic Distortion is the ratio of the rms sum of the
harmonics to the fundamental.
DAC SPECIFICATIONS
Relative Accuracy
Relative accuracy or endpoint linearity is a measure of the
maximum deviation from a straight line passing through the
endpoints of the DAC transfer function. It is measured after
adjusting for zero-scale error and full-scale error.
Voltage Output Settling Time
This is the amount of time it takes for the output to settle to a
specified level for a full-scale input change.
Digital-to-Analog Glitch Impulse
This is the amount of charge injected into the analog output
when the inputs change state. It is specified as the area of the
glitch in nV sec.
PIN FUNCTION DESCRIPTIONS (continued)
F
EP
Exposed Pad. For the LFCSP, the exposed pad must be soldered and left unconnected.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ECM30DCWD | CONN EDGECARD 60POS DIP .156 SLD |
| ADR03WARZ-R7 | IC VREF SERIES PREC 2.5V 8SOIC |
| SC43B-1R4 | INDUCTOR SMD 1.4UH 2.20A 7.96MHZ |
| REC5-2415SRWZ/H4/C | CONV DC/DC 5W 9-36VIN 15VOUT |
| VI-J4F-EZ | CONVERTER MOD DC/DC 72V 25W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-ADUC814MK | 制造商:Analog Devices 功能描述:Evaluation Board For Micro-Converter, Small Packag 12-Bit ADC With Embedded Flash MCU 制造商:Analog Devices 功能描述:MICROCONVEMICROCNVRTR, SMALL PACKAG 12-BIT ADC W/ EMBEDDED F - Bulk 制造商:Analog Devices 功能描述:Microcontroller Development Tool |
| EVAL-ADUC814QS | 制造商:Analog Devices 功能描述:8052 ADUC814 QUICKSTART DEV KIT |
| EVAL-ADUC814QS-U | 制造商:Analog Devices 功能描述:QUICK START DEVL SYST EVAL BOARD I.C. - Bulk |
| EVAL-ADUC814QSZ | 功能描述:KIT DEV FOR ADUC814 MICROCONVRTR RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 通用嵌入式開發(fā)板和套件（MCU、DSP、FPGA、CPLD等） 系列:QuickStart™ 套件 標(biāo)準(zhǔn)包裝:1 系列:PICDEM™ 類型:MCU 適用于相關(guān)產(chǎn)品:PIC10F206，PIC16F690，PIC16F819 所含物品:板，線纜，元件，CD，PICkit 編程器 產(chǎn)品目錄頁面:659 (CN2011-ZH PDF) |
| EVAL-ADUC814QSZ | 制造商:Analog Devices 功能描述:EVAL BOARD, ADUC814 8052 CORE ANALOG MCU |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。