參數(shù)資料
型號： FMS7401LEN14
廠商： FAIRCHILD SEMICONDUCTOR CORP
元件分類： 微控制器/微處理器
英文描述： Digital Power Controller
中文描述： 8-BIT, EEPROM, 2.04 MHz, MICROCONTROLLER, PDIP14
封裝： PLASTIC, DIP-14
文件頁數(shù)： 14/80頁
文件大?。?/td> 1535K
代理商： FMS7401LEN14
FMS7401/7401L
PRODUCT SPECIFICATION
14
REV. 1.0.2 6/23/04
enabled, it must complete the lock phase before software may enable the use of the outputs to clock any of the device circuits.
Therefore, upon exiting Halt Mode software must wait the T
PLL_LOCK
3
to ensure that the PLL is locked into its appropriate
frequency and in phase.
1.
Initially, the PLLEN bit of the PSCALE register must be set in order to enable the PLL circuit.
2.
If the PLL outputs are to be used to clock any of the device circuits, FMODE and/or FSEL of the PSCALE register must
be set after the appropriate T
PLL_LOCK
wait time.
4
3.
Prior to entering Halt Mode, software must clear both FMODE and FSEL (the PWM Timer 1 must be disabled in order to
clear either bit) keeping the PLLEN bit 1.
4.
Using a separate instruction (e.g. RBIT PLLEN, PSCALE) disable the PLL by clearing the PLLEN bit.
5.
Software may then instruct the device to enter Halt Mode.
6.
If all disabled circuits must be re-enabled after exiting from Halt Mode, repeat all initial steps enabling all
circuits in the appropriate order as well as waiting T
PLL_LOCK
.
3.2
In addition to the Halt Mode power saving feature, the device also supports an Idle Mode operation. The device is placed into
Idle Mode by setting the Idle enable bit (EIDLE) of the HALT register through software using either the “LD M, #” or the
“SBIT #, M” instructions. EIDLE is a write only bit and is automatically cleared upon exiting Idle Mode. The Idle Mode
operation is similar to Halt Mode except the internal oscillator, PLL, and Timer 0 circuits remain active while the other on-chip
systems including the Programmable Comparator (COMP) and Brown-out Reset (BOR) circuits are shut down. For the
FMS7401, to maintain proper Vcc voltage regulation, the internal regulator circuit remains enabled while in Idle Mode.
Idle Mode
The device exits Idle Mode automatically by the Timer 0 Idle overflow every 8192 cycles and by the Multi-input Wakeup
(MIW) circuit.
2
Software must first configure the MIW prior to entering Idle Mode in order to wake the device from Idle with-
out waiting for the overflow to occur. Once a wake from Idle Mode is triggered, the normal device execution resumes by the
next clock cycle. Immediately after exiting Idle Mode, software must clear the Power Mode Clear (PMC) register by using only
the “LD M, #” instruction (see
Figure 5
).
3.2.1 PLL Steps for Idle Mode
When using Idle Mode, the PLL does not need to be disabled prior to entering Idle as it does with Halt Mode. The PLL may
remain enabled the entire time the device is in Idle; however, the device will consume additional current. If current consump-
tion is important, consider using Halt instead of Idle Mode or at least disabling the PLL while in Idle.
By keeping the PLL enabled while in Idle Mode, the PLL’s outputs remain ready for use at any moment. With the PLL’s out-
puts available, software has the option to source the main system clock (F
ICLK
) by the PLL’s F
(FS=0)
output when the FMODE
bit of the PSCALE register is set.
4
In addition, if the PLL’s F
PWMCLK
output is clocking the PWM Timer 1 circuit,
5
the timer
may remain operational while in Idle Mode. However, the total current consumption will increase, hence the recommendation
to disable the PWM Timer 1 before entering Idle Mode. In contrast, if F
ICLK
is clocking the PWM Timer 1, the timer circuit
execution (like the main system controller) is stopped during Idle. Whether the PWM Timer 1 is operational or not during Idle
Mode, the instruction execution is stopped therefore all pending flags, etc. cannot be serviced.
If the PLL is to be disabled prior to entering Idle Mode, software must take the appropriate steps in order to keep the integrity
of the clock structure. Once the PLL is disabled, all output frequencies are turned off. If the PLL is re-enabled, it must com-
plete the lock phase before software may enable the use of the outputs to clock any of the device circuits. Therefore, upon exit-
ing Idle Mode software must wait the T
PLL_LOCK
to ensure that the PLL is locked into its appropriate frequency and in phase.
相關PDF資料
PDF描述
FMS7401LVN Digital Power Controller
FMS7401LVN14 Digital Power Controller
FMS7G10US60S SWTCH ROLLER SPDT 20A SCRW TERM
FMS7G10US60 SWTCH ROLLER SPDT 20A SOLD TERM
FMS7G15US60S SWTCH LEVER SPDT 20A SCREW TERM
相關代理商/技術參數(shù)
參數(shù)描述
FMS7401LEN14_Q 功能描述:處理器 - 專門應用 Int Controller for Ballast RoHS:否 制造商:Freescale Semiconductor 類型:Multimedia Applications 核心:ARM Cortex A9 處理器系列:i.MX6 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:1 GHz 指令/數(shù)據(jù)緩存: 數(shù)據(jù) RAM 大小:128 KB 數(shù)據(jù) ROM 大小: 工作電源電壓: 最大工作溫度:+ 95 C 安裝風格:SMD/SMT 封裝 / 箱體:MAPBGA-432
FMS7401LVN 功能描述:處理器 - 專門應用 Int Controller for Ballast RoHS:否 制造商:Freescale Semiconductor 類型:Multimedia Applications 核心:ARM Cortex A9 處理器系列:i.MX6 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:1 GHz 指令/數(shù)據(jù)緩存: 數(shù)據(jù) RAM 大小:128 KB 數(shù)據(jù) ROM 大小: 工作電源電壓: 最大工作溫度:+ 95 C 安裝風格:SMD/SMT 封裝 / 箱體:MAPBGA-432
FMS7401LVN14 功能描述:8位微控制器 -MCU Int Controller for Ballast RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT
FMS7401LVN14_Q 功能描述:8位微控制器 -MCU Int Controller for Ballast RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT
FMS75X6 功能描述:MAGENTIC STRIP .75" X 6' RoHS:否 類別:線纜，導線 - 管理 >> 線槽，走線系統(tǒng) - 附件 系列:- 標準包裝:1 系列:PANDUCT® 附件類型:蓋 - 線管 適用于相關產(chǎn)品:Panduit 導管 H 型 高度:- 寬:4"（101.6mm） 長度:36.0"（914.4mm） 顏色:黑 其它名稱:298-HC4BL36
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*